skip to main content


Title: Solution-Processed Organic and ZnO Field-Effect Transistors in Complementary Circuits
The use of high κ dielectrics lowers the operating voltage in organic field-effect transistors (FETs). Polymer ferroelectrics open the path not just for high κ values but allow processing of the dielectric films via electrical poling. Poled ferroelectric dielectrics in p-type organic FETs was seen to improve carrier mobility and reduce leakage current when compared to unpoled devices using the same dielectric. For n-type FETs, solution-processed ZnO films provide a viable low-cost option. UV–ozone-treated ZnO films was seen to improve the FET performance due to the filling of oxygen vacancies. P-type FETs were fabricated using the ferroelectric polymer poly(vinylidene fluoride-trifluoroethylene) (PVDF-TrFE) as the dielectric along with a donor–acceptor polymer based on diketopyrrolopyrrole (DPP-DTT) as the semiconductor layer. The DPP-DTT FETs yield carrier mobilities upwards of 0.4 cm2/Vs and high on/off ratios when the PVDF-TrFE layer is electrically poled. For n-type FETs, UV–ozone-treated sol–gel ZnO films on SiO2 yield carrier mobilities of 10−2 cm2/Vs. DPP-DTT-based p- and ZnO-based n-type FETs were used in a complementary voltage inverter circuit, showing promising characteristic gain. A basic inverter model was used to simulate the inverter characteristics, using parameters from the individual FET characteristics.  more » « less
Award ID(s):
1707588
NSF-PAR ID:
10249754
Author(s) / Creator(s):
; ; ;
Date Published:
Journal Name:
Electronic Materials
Volume:
2
Issue:
2
ISSN:
2673-3978
Page Range / eLocation ID:
60 to 71
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract

    Polymer ferroelectrics are playing an increasingly active role in flexible memory application and wearable electronics. The relaxor ferroelectric dielectric, poly(vinylidene fluoride trifluorethylene (PVDF‐TrFE), although vastly used in organic field‐effect transistors (FETs), has issues with gate leakage current especially when the film thickness is below 500 nm. This work demonstrates a novel method of selective poling the dielectric layer. By using solution‐processed 6,13‐bis(triisopropylsilylethynyl)pentacene (TIPS‐pentacene) as the organic semiconductor, it is shown that textured poling of the PVDF‐TrFE layer dramatically improves FET properties compared to unpoled or uniformly poled ferroelectric films. The texturing is achieved by first vertically poling the PVDF‐TrFE film and then laterally poling the dielectric layer close to the gate electrode. TIPS‐pentacene FETs show on/off ratios of 105and hole mobilities of 1 cm2Vs−1under ambient conditions with operating voltages well below −5 V. The electric field distribution in the dielectric layer is simulated by using finite difference time domain methods.

     
    more » « less
  2. High performance polymer dielectrics are a key component for printed electronics. In this work, organo-soluble polymers of intrinsic microporosity (PIMs) are reported for the first time to demonstrate desirable dielectric properties with a high permittivity (or κ ), heat resistance, and low dielectric loss simultaneously. Due to the highly dipolar sulfonyl side groups (4.5 D) and rigid contorted polymer backbone, a sulfonylated PIM (SO 2 -PIM) enabled friction-free rotation of sulfonyl dipoles in the nanopores. As such, an optimal balance between relatively high κ and low dielectric loss is achieved in a broad temperature window (−50–200 °C). For example, the discharged energy density reached 17 J cm −3 with κ = 6.0. The discharge efficiency was 94% at 150 °C/300 MV m −1 and 88% at 200 °C/200 MV m −1 . Furthermore, its application as a high- κ gate dielectric in field effect transistors (FETs) is demonstrated. With the bilayer SO 2 -PIM/SiO 2 gate dielectric, InSe FETs exhibited a high electron mobility in the range of 200–400 cm 2 V −1 s −1 , as compared to 40 cm 2 V −1 s −1 for the bare SiO 2 -gated InSe FET. This study indicates that highly dipolar PIMs with a rigid polymer backbone and large free volume are promising as next generation gate dielectric materials for printed electronics. 
    more » « less
  3. Over the two decades, amorphous oxide semiconductors (AOSs) and their thin film transistor (TFT) channel application have been intensely explored to realize high performance, transparent and flexible displays due to their high field effect mobility (μFE=5-20 cm2/Vs), visible range optical transparency, and low temperature processability (25-300 °C).[1-2] The metastable amorphous phase is to be maintained during operation by the addition of Zn and additional third cation species (e.g., Ga, Hf, or Al) as an amorphous phase stabilizer.[3-5] To limit TFT off-state currents, a thin channel layer (10-20 nm) was employed for InZnO (IZO)-based TFTs, or third cations were added to suppress carrier generations in the TFT channel. To resolve bias stress-induced instabilities in TFT performance, approaches to employ defect passivation layers or enhance channel/dielectric interfacial compatibility were demonstrated.[6-7] Metallization contact is also a dominating factor that determines the performance of TFTs. Particularly, it has been reported that high electrical contact resistance significantly sacrifices drain bias applied to the channel, which leads to undesirable power loss during TFT operation and issues for the measurement of TFT field effect mobilities. [2, 8] However, only a few reports that suggest strategies to enhance contact behaviors are available in the literature. Furthermore, the previous approaches (1) require an additional fabrication complexity due to the use of additional treatments at relatively harsh conditions such as UV, plasma, or high temperatures, and (2) may lead to adverse effects on the channel material attributed to the chemical incompatibility between dissimilar materials, and exposures to harsh environments. Therefore, a simple and easy but effective buffer strategy, which does not require any additional process complexities and not sacrifice chemical compatibility, needs to be established to mitigate the contact issues and therefore achieve high performance and low power consumption AOS TFTs. The present study aims to demonstrate an approach utilizing an interfacial buffer layer, which is compositionally homogeneous to the channel to better align work functions between channel and metallization without a significant fabrication complexity and harsh treatment conditions. Photoelectron spectroscopic measurements reveal that the conducting IZO buffer, of which the work function (Φ) is 4.37 eV, relaxes a relatively large Φ difference between channel IZO (Φ=4.81 eV) and Ti (Φ=4.2-4.3 eV) metallization. The buffer is found to lower the energy barrier for charge carriers at the source to reach the effective channel region near the dielectric. In addition, the higher carrier density of the buffer and favorable chemical compatibility with the channel (compositionally the same) further contribute to a significant reduction in specific contact resistance as much as more than 2.5 orders of magnitude. The improved contact and carrier supply performance from the source to the channel lead to an enhanced field effect mobility of up to 56.49 cm2/Vs and a threshold voltage of 1.18 V, compared to 13.41 cm2/Vs and 7.44 V of IZO TFTs without a buffer. The present work is unique in that an approach to lower the potential barrier between the source and the effective channel region (located near the channel/dielectric interface, behaving similar to a buried-channel MOSFET [9]) by introducing a contact buffer layer that enhances the field effect mobility and facilitates carrier supply from the source to the effective channel region. 
    more » « less
  4. In recent years, oxide electronics has emerged as one of the most promising new technologies for a variety of electrical and optoelectronic applications, including next-generation displays, solar cells, batteries, and photodetectors. Oxide electronics have a lot of potential because of their high carrier mobilities and ability to be manufactured at low temperatures. However, the preponderance of oxide semiconductors is n-type oxides, limiting present applications to unipolar devices and stifling the development of oxide-based bipolar devices like p-n diodes and complementary metal-oxide–semiconductors. We have contributed to oxide electronics, particularly on transition metal oxide semiconductors of which the cations include In, Zn, Sn and Ga. We have integrated these oxide semiconductors into thin film transistors (TFTs) as active channel layer in light of the unique combination of electronic and optical properties such as high carrier mobility (5-10 cm2/Vs), optical transparency in the visible regime (>~90%) and mild thermal budget processing (200-400°C). In this study, we achieved four different results. The first result is that unlike several previous reports on oxide p-n junctions fabricated exploiting a thin film epitaxial growth technique (known as molecular beam epitaxy, MBE) or a high-powered laser beam process (known as pulsed laser deposition, PLD) that requires ultra-high vacuum conditions, a large amount of power, and is limited for large-area processing, we demonstrate oxide-based heterojunction p-n diodes that consist of sputter-synthesized p-SnOx and n-IGZO of which the manufacturing routes are in-line with current manufacturing requirements. The second result is that the synthesized p-SnOx films are devoid of metallic Sn phases (i.e., Sn0 state) with carrier density tuneability and high carrier mobility (> 2 cm2/Vs). The third result is that the charge blocking performance of the metallurgical junction is significantly enhanced by the engineering of trap/defect density of n-IGZO, which is identified using photoelectron microscopy and valence band measurements. The last result is that the resulting oxide-based p-n heterojunction exhibits a high rectification ratio greater than 103 at ±3 V (highest among the sputter-processed oxide junctions), a low saturation current of ~2×10-10 A, and a small turn-on voltage of ~0.5 V. The outcomes of the current study are expected to contribute to the development of p-type oxides and their industrial device applications such as p-n diodes of which the manufacturing routes are in-line with the current processing requirements. 
    more » « less
  5. Abstract

    Flexible nanocomposite films, with cobalt ferrite nanoparticles (CFN) as the ferromagnetic component and polyvinylidene fluoride–trifluoroethylene (PVDF-TrFE) copolymer as the ferroelectric matrix, were fabricated using a blade coating technique. Nanocomposite films were prepared using a two-step process; the first process involves the synthesis of cobalt ferrite (CoFe2O4) nanoparticles using a sonochemical method, and then incorporation of various weight percentages (0, 2.5, 5, and 10%) of cobalt ferrite nanoparticles into the PVDF-TrFE to form nanocomposites. The ferroelectric polarβphase of PVDF-TrFE was confirmed by x-ray diffraction (XRD). Thermal studies of films showed notable improvement in the thermal properties of the nanocomposite films with the incorporation of nanoparticles. The ferroelectric properties of the pure polymer/composite films were studied, showing a significant improvement of maximum polarization upon 5wt% CFN loading in PVDF-TrFE composite films compared to the PVDF-TrFE film. The magnetic properties of as-synthesized CFN and the polymer nanocomposites were studied, showing a magnetic saturation of 53.7 emu g−1at room temperature, while 10% cobalt ferrite-(PVDF-TrFE) nanocomposite shows 27.6 emu/g. We also describe a process for fabricating high optical quality pure PVDF-TrFE and pinhole-free nanocomposite films. Finally, the mechanical studies revealed that the mechanical strength of the films increases up to 5 wt% loading of the nanoparticles in the copolymer matrix and then decreases. This signifies that the obtained films could be suited for flexible electronics.

     
    more » « less