skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.


Title: Understanding the Role of CdTe in Polycrystalline CdSe x Te 1–x /CdTe‐Graded Bilayer Photovoltaic Devices
Grading of bandgap by alloying CdTe with selenium to form a CdSexTe1–x/CdTe‐graded bilayer device has led to a device efficiency over 19%. A CdSexTe1–xabsorber would increase the short‐circuit current due to its lower bandgap but at the expense of open‐circuit voltage. It has been demonstrated that adding a CdTe layer at the back of such a CdSexTe1–xfilm reduces the voltage deficit caused by the lower bandgap of absorber from selenium alloying while maintaining the higher short‐circuit current. This leads to a photovoltaic device that draws advantage from both materials with an efficiency greater than either of them. Herein, a detailed account using device data, ultraviolet photoelectron spectroscopy, electron microscopy, and first‐principles density functional theory modeling is provided, which shows that CdTe acts as an electron reflector for CdSexTe1–x more » « less
Award ID(s):
1821526
PAR ID:
10302573
Author(s) / Creator(s):
 ;  ;  ;  ;  ;  ;  ;  ;  
Publisher / Repository:
Wiley Blackwell (John Wiley & Sons)
Date Published:
Journal Name:
Solar RRL
Volume:
5
Issue:
11
ISSN:
2367-198X
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ABSTRACT Thin CdTe photovoltaic device efficiencies show significant improvement with the incorporation of a CdSeTe alloy layer deposited between a MgZnO emitter and CdTe absorber. CdTe and CdSeTe/CdTe devices fabricated by close-space sublimation with a total absorber thickness of 1.5 µm are studied using microscopy measurements and show minimal diffusion of Se into the CdTe. Current loss analysis shows that the CdSeTe layer is the primary absorber in the CdSeTe/CdTe structure, and fill factor loss analysis shows that ideality-factor reduction is the dominant mechanism of fill factor loss. Improvement in the CdSeTe/CdTe absorber quality compared to CdTe is also reflected in spectral and time-resolved photoluminescence measurements. Current density vs. voltage measurements show an increase in current density of up to 2 mA/cm 2 with the addition of CdSeTe due to a band gap shift from 1.5 to 1.42 eV for CdTe and CdSeTe/CdTe absorbers respectively. Voltage deficit is lower with the incorporation of the CdSeTe layer, corroborated by improved electroluminescence intensity. The addition of CdSeTe into CdTe device structures has increased device efficiencies from 14.7% to 15.6% for absorbers with a total thickness less than two microns. 
    more » « less
  2. CdTe thin-film photovoltaics have demonstrated some of the lowest costs of electricity generation owing to its low material cost and ease of manufacturing. However, the full potential of polycrystalline CdTe photovoltaics can only be realized if the open-circuit voltage can be increased beyond 1 V Open-circuit voltage ~850-900 mV has been consistently observed for state-of-the-art polycrystalline CdTe solar cells. Open-circuit voltage of over 1V has been demonstrated for single crystal CdTe devices by doping with Group V elements. Therefore, this study is aimed at understanding behavior of polycrystalline CdTe devices with arsenic doping, its activation and process and performance optimization in order to overcome current voltage limitations in CdTe solar cells. 
    more » « less
  3. A thin layer of Al 2 O 3 at the back of CdSe x T e1-x /CdTe devices is shown to passivate the back interface and drastically improve surface recombination lifetimes and photoluminescent response. Despite this, such devices do not show an improvement in open-circuit voltage (V OC. ) Adding a p + amorphous silicon layer behind the Al 2 O 3 bends the conduction band upward, reducing the barrier to hole extraction and improving collection. Further optimization of the Al 2 O 3 , amorphous silicon (a-Si), and indium-doped tin oxide (ITO) layers, as well as their interaction with the CdCl 2 passivation process, are necessary to translate these electro-optical improvements into gains in voltage. 
    more » « less
  4. Rapid progress has been achieved in thin film CdTe solar cells, reaching a power conversion efficiency of 22.1 %. Researchers demonstrated a short-circuit current density (Jsc) of ≈ 31 mA/cm2 and a fill factor (FF) of ≈ 79 %, close to the theoretically calculated maximum values. However, the open-circuit voltage (Voc) remains below 0.9 V, much lower than the estimated Voc of 1.2 V. One strategy to improve the Voc is to implement a passivated back-contact on CdTe that can reduce the recombination by repelling minority carriers at the surface (i.e., electrons in CdTe). An aluminum oxide thin film (Al2O3) is an attractive candidate owing to its innate fixed negative charges (1012 ~ 1013 cm-2). Here, we use a patterned Al2O3 layer on CdTe to produce PERC-like CdTe solar cells (CdTe PERC). 
    more » « less
  5. Air‐stable p‐type SnF2:Cs2SnI6with a bandgap of 1.6 eV has been demonstrated as a promising material for Pb‐free halide perovskite solar cells. Crystalline Cs2SnI6phase is obtained with CsI, SnI2, and SnF2salts in gamma‐butyrolactone solvent, but not with dimethyl sulfoxide andN,N‐dimethylformamide solvents. Cs2SnI6is found to be stable for at least 1000 h at 100 °C when dark annealed in nitrogen atmosphere. In this study, Cs2SnI6has been used in a superstrate n–i–p planar device structure enabled by a spin‐coated absorber thickness of ≈2 μm on a chemical bath deposited Zn(O,S) electron transport layer. The best device power conversion efficiency reported here is 5.18% withVOCof 0.81 V, 9.28 mA cm−2JSC, and 68% fill factor. The dark saturation current and diode ideality factor are estimated as 1.5 × 10−3 mA cm−2and 2.18, respectively. The devices exhibit a highVOCdeficit and low short‐circuit current density due to high bulk and interface recombination. Device efficiency can be expected to increase with improvement in material and interface quality, charge transport, and device engineering. 
    more » « less