skip to main content


Title: A 2.53 NEF 8-bit 10 kS/s 0.5 μm CMOS Neural Recording Read-Out Circuit with High Linearity for Neuromodulation Implants
This paper presents a power-efficient complementary metal-oxide-semiconductor (CMOS) neural signal-recording read-out circuit for multichannel neuromodulation implants. The system includes a neural amplifier and a successive approximation register analog-to-digital converter (SAR-ADC) for recording and digitizing neural signal data to transmit to a remote receiver. The synthetic neural signal is generated using a LabVIEW myDAQ device and processed through a LabVIEW GUI. The read-out circuit is designed and fabricated in the standard 0.5 μμm CMOS process. The proposed amplifier uses a fully differential two-stage topology with a reconfigurable capacitive-resistive feedback network. The amplifier achieves 49.26 dB and 60.53 dB gain within the frequency bandwidth of 0.57–301 Hz and 0.27–12.9 kHz to record the local field potentials (LFPs) and the action potentials (APs), respectively. The amplifier maintains a noise–power tradeoff by reducing the noise efficiency factor (NEF) to 2.53. The capacitors are manually laid out using the common-centroid placement technique, which increases the linearity of the ADC. The SAR-ADC achieves a signal-to-noise ratio (SNR) of 45.8 dB, with a resolution of 8 bits. The ADC exhibits an effective number of bits of 7.32 at a low sampling rate of 10 ksamples/s. The total power consumption of the chip is 26.02 μμW, which makes it highly suitable for a multi-channel neural signal recording system.  more » « less
Award ID(s):
1943990
NSF-PAR ID:
10314081
Author(s) / Creator(s):
;
Date Published:
Journal Name:
Electronics
Volume:
10
Issue:
5
ISSN:
2079-9292
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. null (Ed.)
    This paper presents a fully reconfigurable readout circuit including a chopper-stabilized neural amplifier and a successive approximation register (SAR) analog-to-digital converter (ADC) for neural signal recording applications. Since the target neural signals - action potentials (APs) and local field potentials (LFPs) differ in the peak amplitude while occupying different frequency bandwidths, gain, and bandwidth reconfigurability would be advantageous in improving power and noise performance. The readout circuit is designed in 180 nm standard CMOS technology. It achieves the mid-band gain of 50.3 dB in the frequency band of 0.1 Hz - 250 Hz to detect the LFPs, and 63.4 dB in 267 Hz - 20.8 kHz for detecting the APs. The neural amplifier consumes a total power of 1.54 μW and 1.94 μW for LFP and AP configurations, respectively. The input-referred noises have been achieved as 0.97 μV rms (0.1 Hz - 250 Hz), and 0.44 μV rms (250 Hz - 5 kHz), leading to a noise efficiency factor (NEF) of 1.27 and 1.21, for the two configurations, respectively. It rejects the generated large DC offset up to 40 mV at the electrode-tissue interface, by implementing a DC servo loop (DSL). The offset voltage with the DSL becomes 0.23 mV, which is acceptable for the neural experiments. Enabling the impedance boosting loop, the DC input impedance is found to be within the range of 1.77 - 2.27 GΩ, introducing the reconfigurability in impedance for matching with the electrode impedance. The SAR-ADC having a varying sampling frequency ranging from 10 - 40 ksamples/s demonstrates to digitize the APs and the LFPs with the resolution from 8 - 10 bits. The entire AFE provides good compatibility to record the neural signal while lowering the large DC offset down to 0.23 mV. 
    more » « less
  2. null (Ed.)
    This paper presents a motion-sensing device with the capability of harvesting energy from low-frequency motion activities that can be utilized for long-term human health monitoring. The energy harvester used in the proposed motion sensor is based on the mechanical modulation of liquid on an insulated electrode, which utilizes a technique referred to as reverse electrowetting-on-dielectric (REWOD). The generated AC signal from the REWOD is rectified to a DC voltage using a Schottky diode-based rectifier and boosted subsequently with the help of a linear charge-pump circuit and a low-dropout regulator (LDO). The constant DC voltage from the LDO (1.8 V) powers the motion-sensing read-out circuitry, which converts the generated charge into a proportional output voltage using a charge amplifier. After amplification of the motion data, a 5-bit SAR-ADC (successive-approximation register ADC) digitizes the signal to be transmitted to a remote receiver. Both the CMOS energy harvester circuit including the rectifier, the charge-pump circuit, the LDO, and the read-out circuit including the charge amplifier, and the ADC is designed in the standard 180 nm CMOS technology. The amplified amplitude goes up to 1.76 V at 10 Hz motion frequency, following linearity with respect to the frequency. The generated DC voltage from the REWOD after the rectifier and the charge-pump is found to be 2.4 V, having the voltage conversion ratio (VCR) as 32.65% at 10 Hz of motion frequency. The power conversion efficiency (PCE) of the rectifier is simulated as high as 68.57% at 10 Hz. The LDO provides the power supply voltage of 1.8 V to the read-out circuit. The energy harvester demonstrates a linear relationship between the frequency of motion and the generated output power, making it suitable as a self-powered wearable motion sensor. 
    more » « less
  3. We report a power-efficient analog front-end integrated circuit (IC) for multi-channel, dual-band subcortical recordings. In order to achieve high-resolution multi-channel recordings with low power consumption, we implemented an incremental ΔΣ ADC (IADC) with a dynamic zoom-and-track scheme. This scheme continuously tracks local field potential (LFP) and adaptively adjusts the input dynamic range (DR) into a zoomed sub-LFP range to resolve tiny action potentials. Thanks to the reduced DR, the oversampling rate of the IADC can be reduced by 64.3% compared to the conventional approach, leading to significant power reduction. In addition, dual-band recording can be easily attained because the scheme continuously tracks LFPs without additional on-chip hardware. A prototype four-channel front-end IC has been fabricated in 180 nm standard CMOS processes. The IADC achieved 11.3-bit ENOB at 6.8 μW, resulting in the best Walden and SNDR FoMs, 107.9 fJ/c-s and 162.1 dB, respectively, among two different comparison groups: the IADCs reported up to date in the state-of-the-art neural recording front-ends; and the recent brain recording ADCs using similar zooming or tracking techniques to this work. The intrinsic dual-band recording feature reduces the post-processing FPGA resources for subcortical signal band separation by >45.8%. The front-end IC with the zoom-and-track IADC showed an NEF of 5.9 with input-referred noise of 8.2 μVrms, sufficient for subcortical recording. The performance of the whole front-end IC was successfully validated through in vivo animal experiments. 
    more » « less
  4. Neural signal recording and optical stimulation using implantable devices have become a ubiquitous method to treat brain disorders, yet there lie some shortcomings, such as size, weight, and functionalities of the implants. This work presents a commercial off-the-shelf (COTS) component-based miniaturized wireless optogenetic headstage with simultaneous optical stimulation and electrophysiological recording for freely moving rats. The system includes a battery-based neural stimulator consisting of a low-dropout (LDO) regulator, an oscillator, and a μ LED. The electrophysiological signal recording system includes an intracortical neural probe implemented on a shape memory polymer (SMP) substrate, an array of neural amplifiers with an integrated analog-to-digital converter (ADC), a transceiver IC, and a ceramic antenna. A digital sub-1-GHz transceiver integrated with a low-power microcontroller (MCU) is used to transmit the acquired neural data to a remote receiver unit, followed by offline spike detection and sorting in LabVIEW. The front-end recording amplifiers provide a gain of 45.7 dB with the input-referred noise of 2.4μVrms . The integrated multiplexer (MUX) with the ADC allows sampling of the amplified voltage at a configurable sampling rate of 160–480 kSamples/s. The total power consumption of the stimulation and the recording system is 23 mW. The dimension of the headstage device is 13.5×21.3 mm, weighing 4 g without the battery. The system is experimentally validated in an in vivo setting by placing the headstage on the head of a male rat and recording the neural signals from the ventral tegmental area (VTA) of the brain. This integrative neural signal recording and spike sorting approach would be useful for the development of a closed-loop neuromodulation system. 
    more » « less
  5. Multi-channel data acquisition of bio-signals is a promising technology that is being used in many fields these days. Compressed sensing (CS) is an innovative approach of signal processing that facilitates sub-Nyquist processing of bio-signals, such as an electrocardiogram (ECG) and electroencephalogram (EEG). This strategy can be used to lower the data rate to realize ultra-low-power performance, As the count of recording channels increase, data volume is increased resulting in impermissible transmitting power. This paper presents the implementation of a CMOS-based front-end design with the CS in the standard 180 nm CMOS process. A novel pseudo-random sequence generator is proposed, which consists of two different types of D flip-flops that are used for obtaining a completely random sequence. The power consumed by the bio-signal amplifier block is 2.35 μW. The SAR-ADC block that is designed to digitize the amplified signal consumes 277 μW of power and the power consumption value of the pseudo-random bit sequence generator (PRBS) is 344.2μW. The sampling rate of PRBS block is 611.76 Kbps. We have considered collecting neural data from the 32 channels, and achieved an 8.5X compression rate. The low power consumption per channel confirms the importance of the proposed approach for multiple channel high-density neural interfaces. 
    more » « less