An official website of the United States government
This paper presents a power-efficient complementary metal-oxide-semiconductor (CMOS) neural signal-recording read-out circuit for multichannel neuromodulation implants. The system includes a neural amplifier and a successive approximation register analog-to-digital converter (SAR-ADC) for recording and digitizing neural signal data to transmit to a remote receiver. The synthetic neural signal is generated using a LabVIEW myDAQ device and processed through a LabVIEW GUI. The read-out circuit is designed and fabricated in the standard 0.5 μμm CMOS process. The proposed amplifier uses a fully differential two-stage topology with a reconfigurable capacitive-resistive feedback network. The amplifier achieves 49.26 dB and 60.53 dB gain within the frequency bandwidth of 0.57–301 Hz and 0.27–12.9 kHz to record the local field potentials (LFPs) and the action potentials (APs), respectively. The amplifier maintains a noise–power tradeoff by reducing the noise efficiency factor (NEF) to 2.53. The capacitors are manually laid out using the common-centroid placement technique, which increases the linearity of the ADC. The SAR-ADC achieves a signal-to-noise ratio (SNR) of 45.8 dB, with a resolution of 8 bits. The ADC exhibits an effective number of bits of 7.32 at a low sampling rate of 10 ksamples/s. The total power consumption of the chip is 26.02 μμW, which makes it highly suitable for a multi-channel neural signal recording system.
more »
« less
A Low-power Reconfigurable Readout Circuit with Large DC Offset Reduction for Neural Signal Recording Applications
This paper presents a fully reconfigurable readout circuit including a chopper-stabilized neural amplifier and a successive approximation register (SAR) analog-to-digital converter (ADC) for neural signal recording applications. Since the target neural signals - action potentials (APs) and local field potentials (LFPs) differ in the peak amplitude while occupying different frequency bandwidths, gain, and bandwidth reconfigurability would be advantageous in improving power and noise performance. The readout circuit is designed in 180 nm standard CMOS technology. It achieves the mid-band gain of 50.3 dB in the frequency band of 0.1 Hz - 250 Hz to detect the LFPs, and 63.4 dB in 267 Hz - 20.8 kHz for detecting the APs. The neural amplifier consumes a total power of 1.54 μW and 1.94 μW for LFP and AP configurations, respectively. The input-referred noises have been achieved as 0.97 μV rms (0.1 Hz - 250 Hz), and 0.44 μV rms (250 Hz - 5 kHz), leading to a noise efficiency factor (NEF) of 1.27 and 1.21, for the two configurations, respectively. It rejects the generated large DC offset up to 40 mV at the electrode-tissue interface, by implementing a DC servo loop (DSL). The offset voltage with the DSL becomes 0.23 mV, which is acceptable for the neural experiments. Enabling the impedance boosting loop, the DC input impedance is found to be within the range of 1.77 - 2.27 GΩ, introducing the reconfigurability in impedance for matching with the electrode impedance. The SAR-ADC having a varying sampling frequency ranging from 10 - 40 ksamples/s demonstrates to digitize the APs and the LFPs with the resolution from 8 - 10 bits. The entire AFE provides good compatibility to record the neural signal while lowering the large DC offset down to 0.23 mV.
more »
« less
- Award ID(s):
- 1943990
- PAR ID:
- 10211207
- Date Published:
- Journal Name:
- 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)
- Page Range / eLocation ID:
- 521 to 524
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
null (Ed.)This paper presents a motion-sensing device with the capability of harvesting energy from low-frequency motion activities that can be utilized for long-term human health monitoring. The energy harvester used in the proposed motion sensor is based on the mechanical modulation of liquid on an insulated electrode, which utilizes a technique referred to as reverse electrowetting-on-dielectric (REWOD). The generated AC signal from the REWOD is rectified to a DC voltage using a Schottky diode-based rectifier and boosted subsequently with the help of a linear charge-pump circuit and a low-dropout regulator (LDO). The constant DC voltage from the LDO (1.8 V) powers the motion-sensing read-out circuitry, which converts the generated charge into a proportional output voltage using a charge amplifier. After amplification of the motion data, a 5-bit SAR-ADC (successive-approximation register ADC) digitizes the signal to be transmitted to a remote receiver. Both the CMOS energy harvester circuit including the rectifier, the charge-pump circuit, the LDO, and the read-out circuit including the charge amplifier, and the ADC is designed in the standard 180 nm CMOS technology. The amplified amplitude goes up to 1.76 V at 10 Hz motion frequency, following linearity with respect to the frequency. The generated DC voltage from the REWOD after the rectifier and the charge-pump is found to be 2.4 V, having the voltage conversion ratio (VCR) as 32.65% at 10 Hz of motion frequency. The power conversion efficiency (PCE) of the rectifier is simulated as high as 68.57% at 10 Hz. The LDO provides the power supply voltage of 1.8 V to the read-out circuit. The energy harvester demonstrates a linear relationship between the frequency of motion and the generated output power, making it suitable as a self-powered wearable motion sensor.more » « less
-
We demonstrate a high dynamic range Josephson parametric amplifier (JPA) in which the active nonlinear element is implemented using an array of rf-SQUIDs. The device is matched to the 50 Ω environment with a Klopfenstein-taper impedance transformer and achieves a bandwidth of 250–300 MHz with input saturation powers up to −95 dBm at 20 dB gain. A 54-qubit Sycamore processor was used to benchmark these devices, providing a calibration for readout power, an estimation of amplifier added noise, and a platform for comparison against standard impedance matched parametric amplifiers with a single dc-SQUID. We find that the high power rf-SQUID array design has no adverse effect on system noise, readout fidelity, or qubit dephasing, and we estimate an upper bound on amplifier added noise at 1.6 times the quantum limit. Finally, amplifiers with this design show no degradation in readout fidelity due to gain compression, which can occur in multi-tone multiplexed readout with traditional JPAs.more » « less
-
This paper presents a self-powered motion sensor based on reverse-electrowetting on dielectric (REWOD) energy harvesting having the capability of remotely keeping a track of any motion activity. The energy harvester includes a rectifier and a voltage regulator to provide the DC supply voltage to the analog front-end and the transmitter to wirelessly transfer the data from the motion sensor. The on-chip circuitry includes a seven-stage voltage-doubler based rectifier, an amplifier, an analog-to-digital converter (ADC), and a transmitter, and is designed in standard 180 nm CMOS process with a supply voltage of 1.8 V. The recycled folded cascode (RFC) based charge amplifier has a closed-loop gain of 53 dB within the bandwidth of 1-150 Hz, which is suitable to detect any low-frequency motion signal. An 8-bit SAR-ADC is designed to digitize the amplified signal with a sampling rate of 1 ksamples/s. The transmitter used for this application operates in the 3.1-5 GHz frequency band with an energy efficiency of 8.5 pJ/pulse at 100 kbps data rate. The wireless motion sensing device with the REWOD can be suitable for quantitatively monitoring the motion-related data as a wearable sensor.more » « less
-
Abstract Radiation measurement relies on pulse detection, which can be performed using various configurations of high-speed analog-to-digital converters (ADCs) and field-programmable gate arrays (FPGAs). For optimal power consumption, design simplicity, system flexibility, and the availability of DSP slices, we consider the Radio Frequency System-on-Chip (RFSoC) to be a more suitable option than traditional setups. To this end, we have developed custom RFSoC-based electronics and verified its feasibility. The ADCs on RFSoC exhibit a flat frequency response of 1–125 MHz. The root-mean-square (RMS) noise level is 2.1 ADC without any digital signal processing. The digital signal processing improves the RMS noise level to 0.8 ADC (input equivalent 40 μVrms). Baseline correction via digital signal processing can effectively prevent photomultiplier overshoot after a large pulse. Crosstalk between all channels is less than -55 dB. The measured data transfer speed can support up to 32 kHz trigger rates (corresponding to 750 Mbps). Overall, our RFSoC-based electronics are highly suitable for pulse detection, and after some modifications, they will be employed in the Kamioka Liquid Scintillator Anti-Neutrino Detector (KamLAND).more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Conference Paper:
- https://doi.org/10.1109/MWSCAS48704.2020.9184526
