Abstract In metal‐oxide thin‐film transistors (TFTs), high‐kgate dielectrics often yield a higher electron mobility than SiO2. However, investigations regarding the mechanism of this high‐k“mobility boost” are relatively scarce. To explore this phenomenon, solution‐processed In2O3TFTs are fabricated using eight different gate dielectrics (SiO2, Al2O3, ZrO2, HfO2, and bilayer SiO2/high‐kstructures). With these structures, the total gate capacitance can be varied independently from the semiconductor–dielectric interface to study this mobility enhancement. It is shown that the mobility enhancement is a combination of the effects of areal gate capacitance and interface quality for disordered oxide semiconductor devices. The ZrO2‐gated TFTs achieve the highest mobility by inducing more accumulation charge with higher gate capacitance. Surprisingly, however, when the gate capacitance is held constant, no mobility enhancement is observed with the high‐kgate dielectrics compared to SiO2.
more »
« less
Accurate Field‐Effect Mobility and Threshold Voltage Estimation for Thin‐Film Transistors with Gate‐Voltage‐Dependent Mobility in Linear Region
Abstract The measurement of mobility and threshold voltage in thin‐film transistors (TFTs) in which the mobility is a function of gate voltage or carrier density is usually done inaccurately. Herein, accurate mobility calculations within the framework of the gradual channel approximation are described. Conventionally, the derivative of drain current with respect to gate voltage is often used to calculate mobilities in the linear region. This procedure often leads to errors when the mobility is not constant. Using a first‐order finite difference‐based calculations, it is shown how the correct field‐effect mobility can be extracted. The corrected mobility can be smaller than the conventionally calculated field‐effect mobility by up to a factor of 2. It is also shown that the corrected field‐effect mobility is identical to the average mobility. A threshold voltage that is independent of gate voltage value and suitable for disordered semiconductors is used for more accurate mobility calculations. The mobility and threshold voltage calculations are illustrated with experimental data from multiple TFTs with indium gallium zinc oxide, zinc tin oxide, and molybdenum disulfide channel layers.
more »
« less
- Award ID(s):
- 1938179
- PAR ID:
- 10396436
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Electronic Materials
- Volume:
- 9
- Issue:
- 2
- ISSN:
- 2199-160X
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract Highly sensitive force sensors of piezoelectric zinc oxide (ZnO) dual‐gate thin film transistors (TFTs) are reported together with an analytical model that elucidates the physical origins of their response. The dual‐gate TFTs are fabricated on a polyimide substrate and exhibited a field effect mobility of ≈5 cm2V−1s−1,Imax/Iminratio of 107, and a subthreshold slope of 700 mV dec−1, and demonstrated static and transient current changes under external forces with varying amplitude and polarity in different gate bias regimes. To understand the current modulation of the dual‐gate TFT with independently biased top and bottom gates, an analytical model is developed. The model includes accumulation channels at both surfaces and a bulk channel within the film and accounts for the force‐induced piezoelectric charge density. The microscopic piezoelectric response that modulates the energy‐band edges and correspondent current–voltage characteristics are accurately portrayed by this model. Finally, the field‐tunable force response in single TFT is demonstrated as a function of independent bias for the top and bottom gates with a force response range from −0.29 to 22.7 nA mN−1. This work utilizes intuitive analytical models to shed light on the correlation between the material properties with the force response in piezoelectric TFTs.more » « less
-
Abstract We report threshold voltage (VTH) control in ultrawide bandgap Al0.4Ga0.6N-channel metal oxide semiconductor heterostructure field-effect transistors using a high-temperature (300 °C) anneal of the high-kZrO2gate-insulator. Annealing switched the polarity of the fixed charges at the ZrO2/AlGaN interface from +5.5 × 1013cm−2to −4.2 × 1013cm−2, pinningVTHat ∼ (−12 V), reducing gate leakage by ∼103, and improving subthreshold swing 2× (116 mV decade−1). It also enabled the gate to repeatedly withstand voltages from −40 to +18 V, allowing the channel to be overdriven doubling the peak currents to ∼0.5 A mm−1.more » « less
-
Morkoç, Hadis; Fujioka, Hiroshi; Schwarz, Ulrich T. (Ed.)We report the gate leakage current and threshold voltage characteristics of Al0.3Ga0.7N/GaN heterojunction field effect transistor (HFET) with metal-organic chemical vapor deposition (MOCVD) grown β-Ga2O3 as a gate dielectric for the first time. In this study, GaN channel HFET and β-Ga2O3 passivated metal-oxide-semiconductor-HFET (MOS-HFET) structures were grown in MOCVD using N2 as carrier gas on a sapphire substrate. X-ray diffraction (XRD) and atomic force microscopy (AFM) were used to characterize the structural properties and surface morphology of the heterostructure. The electrical properties were analyzed using van der Pauw, Hall, and the mercury probe capacitance-voltage (C-V) measurement systems. The 2-dimensional electron gas (2DEG) carrier density for the heterostructure was found to be in the order of ~1013 cm-2. The threshold voltage shifted more towards the negative side for the MOSHFET. The high-low (Hi-Lo) frequency-based C-V method was used to calculate the interface charge density for the oxide-AlGaN interface and was found to be in the order of ~1012 cm2eV-1. A remarkable reduction in leakage current from 2.33×10-2 A/cm2 for HFET to 1.03×10-8 A/cm2 for MOSHFET was observed demonstrating the viability of MOCVD-grown Ga2O3 as a gate dielectric.more » « less
-
We report a new physics-based model for dual-gate amorphous-indium gallium zinc oxide (a-IGZO) thin film transistors (TFTs) which we developed and fine-tuned through experimental implementation and benchtop characterization.We fabricated and characterized a variety of test patterns, including a-IGZO TFTs with varying gate widths (100–1000 μm) and channel lengths (5–50 μm), transmission-line-measurement patterns and ground–signal–ground (GSG) radio frequency (RF) patterns. We modeled the contact resistance as a function of bias, channel area, and temperature, and captured all operating regimes, used physics-based modeling adjusted for empirical data to capture the TFT characteristics including ambipolar subthreshold currents, graded interbias-regime current changes, threshold and flat-band voltages, the interface trap density, the gate leakage currents, the noise, and the relevant small signal parameters. To design high-precision circuits for biosensing, we validated the dc, small signal, and noise characteristics of the model. We simulated and fabricated a two-stage common source amplifier circuit with a common drain output buffer and compared the measured and simulated gain and phase performance, finding an excellent fit over a frequency range spanning 10 kHz–10 MHz.more » « less
An official website of the United States government
