skip to main content

Attention:

The NSF Public Access Repository (PAR) system and access will be unavailable from 11:00 PM ET on Friday, December 13 until 2:00 AM ET on Saturday, December 14 due to maintenance. We apologize for the inconvenience.


Title: Investigation of the Determining Factors for the “Mobility Boost” in High‐ k ‐Gated Transparent Oxide Semiconductor Thin‐Film Transistors
Abstract

In metal‐oxide thin‐film transistors (TFTs), high‐kgate dielectrics often yield a higher electron mobility than SiO2. However, investigations regarding the mechanism of this high‐k“mobility boost” are relatively scarce. To explore this phenomenon, solution‐processed In2O3TFTs are fabricated using eight different gate dielectrics (SiO2, Al2O3, ZrO2, HfO2, and bilayer SiO2/high‐kstructures). With these structures, the total gate capacitance can be varied independently from the semiconductor–dielectric interface to study this mobility enhancement. It is shown that the mobility enhancement is a combination of the effects of areal gate capacitance and interface quality for disordered oxide semiconductor devices. The ZrO2‐gated TFTs achieve the highest mobility by inducing more accumulation charge with higher gate capacitance. Surprisingly, however, when the gate capacitance is held constant, no mobility enhancement is observed with the high‐kgate dielectrics compared to SiO2.

 
more » « less
Award ID(s):
2011401 1710008
PAR ID:
10360019
Author(s) / Creator(s):
 ;  ;  ;  
Publisher / Repository:
Wiley Blackwell (John Wiley & Sons)
Date Published:
Journal Name:
Advanced Electronic Materials
Volume:
7
Issue:
5
ISSN:
2199-160X
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract

    A negative‐capacitance high electron mobility transistor (NC‐HEMT) with low hysteresis in the subthreshold region is demonstrated in the wide bandgap AlGaN/GaN material system using sputtered BaTiO3as a “weak” ferroelectric gate in conjunction with a conventional SiNxdielectric. An enhancement in the capacitance for BaTiO3/SiNxgate stacks is observed in comparison to control structures with SiNxgate dielectrics directly indicating the negative capacitance contribution of the ferroelectric BaTiO3layer. A significant reduction in the minimum subthreshold slope for the NC‐HEMTs is obtained in contrast to standard metal‐insulator‐semiconductor HEMTs with SiNxgate dielectrics—97.1 mV dec−1versus 145.6 mV dec−1—with almost no hysteresis in theIDVGtransfer curves. These results are promising for the integration of ferroelectric perovskite oxides with III‐Nitride devices toward NC‐field‐effect transistor switches with reduced power consumption.

     
    more » « less
  2. Abstract

    We report threshold voltage (VTH) control in ultrawide bandgap Al0.4Ga0.6N-channel metal oxide semiconductor heterostructure field-effect transistors using a high-temperature (300 °C) anneal of the high-kZrO2gate-insulator. Annealing switched the polarity of the fixed charges at the ZrO2/AlGaN interface from +5.5 × 1013cm−2to −4.2 × 1013cm−2, pinningVTHat ∼ (−12 V), reducing gate leakage by ∼103, and improving subthreshold swing 2× (116 mV decade−1). It also enabled the gate to repeatedly withstand voltages from −40 to +18 V, allowing the channel to be overdriven doubling the peak currents to ∼0.5 A mm−1.

     
    more » « less
  3. Abstract

    Reactive ion etching (RIE) used to fabricate high‐aspect‐ratio (HAR) nano/microstructures is known to damage semiconductor surfaces which enhances surface recombination and limits the conversion efficiency of nanostructured solar cells. Here, defect passivation of ultrathin Al2O3‐coated Si micropillars (MPs) using different surface pretreatment steps is reported. Effects on interface state density are quantified by means of electrochemical impedance spectroscopy which is used to extract quantitative capacitance–voltage and conductance–voltage characteristics from HAR dielectric–semiconductor structures which would otherwise suffer from high gate leakage currents if tested using solid‐state metal–insulator–semiconductor structures. High‐temperature thermal oxidation to form a sacrificial oxide on RIE‐fabricated Si MPs, followed by atomic layer deposition of 4 nm thick Al2O3after removal of the sacrificial layer produces an interface trap density (Dit) as low as 1.5 × 1011cm−2eV−1at the mid‐gap energy of silicon. However, a greatly reduced mid‐gapDit(2 × 1011cm−2eV−1) is possible even with a simple air annealing procedure having a maximum temperature of 400 °C.

     
    more » « less
  4. Metal oxide (MO) semiconductor thin films prepared from solution typically require multiple hours of thermal annealing to achieve optimal lattice densification, efficient charge transport, and stable device operation, presenting a major barrier to roll-to-roll manufacturing. Here, we report a highly efficient, cofuel-assisted scalable combustion blade-coating (CBC) process for MO film growth, which involves introducing both a fluorinated fuel and a preannealing step to remove deleterious organic contaminants and promote complete combustion. Ultrafast reaction and metal–oxygen–metal (M-O-M) lattice condensation then occur within 10–60 s at 200–350 °C for representative MO semiconductor [indium oxide (In2O3), indium-zinc oxide (IZO), indium-gallium-zinc oxide (IGZO)] and dielectric [aluminum oxide (Al2O3)] films. Thus, wafer-scale CBC fabrication of IGZO-Al2O3thin-film transistors (TFTs) (60-s annealing) with field-effect mobilities as high as ∼25 cm2V−1s−1and negligible threshold voltage deterioration in a demanding 4,000-s bias stress test are realized. Combined with polymer dielectrics, the CBC-derived IGZO TFTs on polyimide substrates exhibit high flexibility when bent to a 3-mm radius, with performance bending stability over 1,000 cycles.

     
    more » « less
  5. Recent developments in inherently selective atomic layer deposition (ISALD) resulted in the deposition of amorphous ZrO2thin film on Si with a high growth rate (2 Å/cycle). The deposited film with a high dielectric constant via ISALD may be used in semiconductor processing. However, the amorphous nature of the film and the ZrO2–SiO2/Si interface must be assessed to ensure the prevention of leakage current. There is little information available in the literature regarding the ZrO2–SiO2/Si interface of atomic layer deposition (ALD) ZrO2film. In this study, high‐resolution transmission electron microscopy was extensively used to determine whether the film and the interface were crystalline or amorphous. It was interesting to find that a high‐energy electron beam can induce crystallinity in the amorphous as‐deposited ZrO2film within minutes of exposure. Moreover, outward diffusion of the nucleated tetragonal ZrO2away from the interface was also observed.

     
    more » « less