Defect mitigation of electronic devices is conventionally achieved using thermal annealing. To mobilize the defects, very high temperatures are necessary. Since thermal diffusion is random in nature, the process may take a prolonged period of time. In contrast, we demonstrate a room temperature annealing technique that takes only a few seconds. The fundamental mechanism is defect mobilization by atomic scale mechanical force originating from very high current density but low duty cycle electrical pulses. The high-energy electrons lose their momentum upon collision with the defects, yet the low duty cycle suppresses any heat accumulation to keep the temperature ambient. For a 7 × 105A cm−2pulsed current, we report an approximately 26% reduction in specific on-resistance, a 50% increase of the rectification ratio with a lower ideality factor, and reverse leakage current for as-fabricated vertical geometry GaN p–n diodes. We characterize the microscopic defect density of the devices before and after the room temperature processing to explain the improvement in the electrical characteristics. Raman analysis reveals an improvement in the crystallinity of the GaN layer and an approximately 40% relaxation of any post-fabrication residual strain compared to the as-received sample. Cross-sectional transmission electron microscopy (TEM) images and geometric phase analysis results of high-resolution TEM images further confirm the effectiveness of the proposed room temperature annealing technique to mitigate defects in the device. No detrimental effect, such as diffusion and/or segregation of elements, is observed as a result of applying a high-density pulsed current, as confirmed by energy dispersive x-ray spectroscopy mapping.
- Award ID(s):
- 1719875
- NSF-PAR ID:
- 10411633
- Date Published:
- Journal Name:
- Applied Physics Express
- Volume:
- 15
- Issue:
- 6
- ISSN:
- 1882-0778
- Page Range / eLocation ID:
- 064004
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
Abstract -
Polarization-induced (Pi) distributed or bulk doping in GaN, with a zero dopant ionization energy, can reduce temperature or frequency dispersions in impurity-doped p–n junctions caused by the deep-acceptor-nature of Mg, thus offering GaN power devices promising prospects. Before comprehensively assessing the benefits of Pi-doping, ideal junction behaviors and high-voltage capabilities should be confirmed. In this work, we demonstrate near-ideal forward and reverse I–V characteristics in Pi-doped GaN power p–n diodes, which incorporates linearly graded, coherently strained AlGaN layers. Hall measurements show a net increase in the hole concentration of 8.9 × 1016 cm−3in the p-layer as a result of the polarization charge. In the Pi-doped n-layer, a record-low electron concentration of 2.5 × 1016 cm−3is realized due to the gradual grading of Al0-0.72GaN over 1 μm. The Pi-doped p–n diodes have an ideality factor as low as 1.1 and a 0.10 V higher turn-on voltage than the impurity-doped p–n diodes due to the increase in the bandgap at the junction edge. A differential specific on-resistance of 0.1 mΩ cm2is extracted from the Pi-doped p–n diodes, similar with the impurity-doped counterpart. The Pi-doped diodes show an avalanche breakdown voltage of ∼1.25 kV, indicating a high reverse blocking capability even without an ideal edge-termination. This work confirms that distributed Pi-doping can be incorporated in high-voltage GaN power devices to increase hole concentrations while maintaining excellent junction properties.
-
In this Letter, we unveil the high-temperature limits of N-polar GaN Schottky contacts enhanced by a low-pressure chemical vapor deposited (LPCVD) SiN interlayer. Compared to conventional Schottky diodes, the insertion of a 5 nm SiN lossy dielectric interlayer in-between Ni and N-polar GaN increases the turn-on voltage ( V ON ) from 0.4 to 0.9 V and the barrier height ( ϕ B ) from 0.4 to 0.8 eV. This modification also reduces the leakage current at zero bias significantly: at room temperature, the leakage current in the conventional Schottky diode is >10 3 larger than that observed in the device with the SiN interlayer, while at 200 °C, this ratio increases to 10 5 . Thus, the rectification ratio (I ON /I OFF ) at ±1.5 V reduces to less than one at 250 °C for the conventional Schottky diode, whereas for SiN-coated diodes, rectification continues until 500 °C. The I–V characteristics of the diode with an SiN interlayer can be recovered after exposure to 400 °C or lower. Contact degradation occurs at 500 °C, although devices are not destroyed yet. Here, we report N-polar GaN Schottky contact operation up to 500 °C using an LPCVD SiN interlayer.more » « less
-
Abstract We investigate the electrical characteristics of Ni Schottky contacts on n-type GaN films that have undergone ultra-high-pressure annealing (UHPA), a key processing step for activating implanted Mg. Contacts deposited on these films exhibit low rectification and high leakage current compared to contacts on as-grown films. By employing an optimized surface treatment to restore the GaN surface following UHPA, we obtain Schottky contacts with a high rectification ratio of ∼109, a near-unity ideality factor of 1.03, and a barrier height of ∼0.9 eV. These characteristics enable the development of GaN junction barrier Schottky diodes employing Mg implantation and UHPA.
-
The polarization difference and band offset between Al(Ga)N and GaN induce two-dimensional (2D) free carriers in Al(Ga)N/GaN heterojunctions without any chemical doping. A high-density 2D electron gas (2DEG), analogous to the recently discovered 2D hole gas in a metal-polar structure, is predicted in a N-polar pseudomorphic GaN/Al(Ga)N heterostructure on unstrained AlN. We report the observation of such 2DEGs in N-polar undoped pseudomorphic GaN/AlGaN heterostructures on single-crystal AlN substrates by molecular beam epitaxy. With a high electron density of ∼4.3 ×1013/cm2 that maintains down to cryogenic temperatures and a room temperature electron mobility of ∼450 cm2/V s, a sheet resistance as low as ∼320 Ω/◻ is achieved in a structure with an 8 nm GaN layer. These results indicate significant potential of AlN platform for future high-power RF electronics based on N-polar III-nitride high electron mobility transistors.