skip to main content


The NSF Public Access Repository (NSF-PAR) system and access will be unavailable from 5:00 PM ET until 11:00 PM ET on Friday, June 21 due to maintenance. We apologize for the inconvenience.

Title: Compensator-based current sensorless control for PWM-based DC-DC buck converter system with uncertain voltage measurement
Award ID(s):
Author(s) / Creator(s):
; ;
Date Published:
Journal Name:
IECON 2022 – 48th Annual Conference of the IEEE Industrial Electronics Society
Page Range / eLocation ID:
1 to 5
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. null (Ed.)
    A high-voltage-gain dc-dc converter topology is proposed for renewable energy applications. The proposed coupled-inductor-based high-gain dc-dc converter features reduced input current ripple. The semiconductor elements voltage spikes due to the leakage inductance are prevented through the use of a clamping circuit. The Clamping circuit helps recover the leakage inductance stored energy, which causes voltage spikes on the switch. This results in the selection of elements with lower voltage ratings. Power switches with lower voltage ratings lead to lower conduction losses and improved system efficiency. The DC component of the inductor magnetizing current is zero. Consequently, no energy is stored in the inductor core, and the losses are further reduced. 
    more » « less
  2. This paper proposes a complementary topology for Switched-Capacitor (SC) DC-DC converter to enhance the dynamic response. For battery charging unit with faster charging time requirement, one of the major restrictions comes from the equivalent output resistance of the SC DC-DC converter. By connecting one completely symmetric SC converter as complementary topology with the original single converter, the proposed SC DC-DC converter topology decreases the equivalent output resistance down to half. Simulated in 0.13-μm standard CMOS process, the simulation results show that this complementary SC converter gains faster dynamic response, shorter charging time, and higher energy-conversion efficiency. 
    more » « less
  3. null (Ed.)
    This paper presents an analytical model for calculating the output voltage and the power efficiency of multi-stage multi-output (MSMO) DC-DC converters (DDC) that use charge pump cells for boosting the voltage. Various cases such as multi-output current consumption and its effects on the output voltage and the power efficiency are studied. Based on the model, a tapered design approach is proposed that can bolster the power efficiency and lower the output voltage drop of MSMO DDCs. Moreover, a charge-pump-based DDC is introduced and designed to verify the proposed model. Simulation results using a standard high-voltage 180-nm CMOS technology affirms the accuracy of the presented model. 
    more » « less