skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.


Title: A Comprehensive Analysis of Charge-Pump-Based Multi-Stage Multi-Output DC-DC Converters
This paper presents an analytical model for calculating the output voltage and the power efficiency of multi-stage multi-output (MSMO) DC-DC converters (DDC) that use charge pump cells for boosting the voltage. Various cases such as multi-output current consumption and its effects on the output voltage and the power efficiency are studied. Based on the model, a tapered design approach is proposed that can bolster the power efficiency and lower the output voltage drop of MSMO DDCs. Moreover, a charge-pump-based DDC is introduced and designed to verify the proposed model. Simulation results using a standard high-voltage 180-nm CMOS technology affirms the accuracy of the presented model.  more » « less
Award ID(s):
1646275
PAR ID:
10295589
Author(s) / Creator(s):
;
Date Published:
Journal Name:
IEEE International Symposium on Circuits and Systems
Page Range / eLocation ID:
1 to 5
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Summary Inductive power transfer has become an emerging technology for its significant benefits in many applications, including mobile phones, laptops, electric vehicles, implanted bio‐sensors, and internet of things (IoT) devices. In modern applications, a direct current–direct current (DC–DC) converter is one of the essential components to regulate the output supply voltage for achieving the desired characteristics, that is, steady voltage with lower peak ripples. This paper presents a switched‐capacitor (SC) DC–DC converter using complementary architecture to provide a regulated DC voltage with an increased dynamic response. The proposed topology enhances the converter efficiency by decreasing the equivalent output resistance to half by connecting two symmetric SC single ladder converters. The proposed converter is designed using the standard 130‐nm BiCMOS process. The results show that the proposed architecture produces 327‐mV DC output with a rise time of 60.1 ns and consumes 3.449‐nW power for 1.0‐V DC supply. The output settling time is 43.6% lower than the single‐stage SC DC–DC converter with an input frequency of 200 MHz. The comparison results show that the proposed converter has a higher power conversion efficiency of 93.87%and a lower power density of 0.57 mW/mm2compared to the existing works. 
    more » « less
  2. null (Ed.)
    This paper presents a motion-sensing device with the capability of harvesting energy from low-frequency motion activities that can be utilized for long-term human health monitoring. The energy harvester used in the proposed motion sensor is based on the mechanical modulation of liquid on an insulated electrode, which utilizes a technique referred to as reverse electrowetting-on-dielectric (REWOD). The generated AC signal from the REWOD is rectified to a DC voltage using a Schottky diode-based rectifier and boosted subsequently with the help of a linear charge-pump circuit and a low-dropout regulator (LDO). The constant DC voltage from the LDO (1.8 V) powers the motion-sensing read-out circuitry, which converts the generated charge into a proportional output voltage using a charge amplifier. After amplification of the motion data, a 5-bit SAR-ADC (successive-approximation register ADC) digitizes the signal to be transmitted to a remote receiver. Both the CMOS energy harvester circuit including the rectifier, the charge-pump circuit, the LDO, and the read-out circuit including the charge amplifier, and the ADC is designed in the standard 180 nm CMOS technology. The amplified amplitude goes up to 1.76 V at 10 Hz motion frequency, following linearity with respect to the frequency. The generated DC voltage from the REWOD after the rectifier and the charge-pump is found to be 2.4 V, having the voltage conversion ratio (VCR) as 32.65% at 10 Hz of motion frequency. The power conversion efficiency (PCE) of the rectifier is simulated as high as 68.57% at 10 Hz. The LDO provides the power supply voltage of 1.8 V to the read-out circuit. The energy harvester demonstrates a linear relationship between the frequency of motion and the generated output power, making it suitable as a self-powered wearable motion sensor. 
    more » « less
  3. This paper presents a step-up DC-DC converter that uses a stepwise gate-drive technique to reduce the power FET gate-drive energy by 82%, allowing positive efficiency down to an input voltage of ±0.5 mV—the lowest input voltage ever achieved for a DC-DC converter as far as we know. Below ±0.5 mV the converter automatically hibernates, reducing quiescent power consumption to just 255 pW. The converter has an efficiency of 63% at ±1 mV and 84% at ±6 mV. The input impedance is programmable from 1 Ω to 600 Ω to achieve maximum power extraction. A novel delay line circuit controls the stepwise gatedrive timing, programmable input impedance, and hibernation behavior. Bipolar input voltage is supported by using a flyback converter topology with two secondary windings. A generated power good signal enables the load when the output voltage has charged above 2.7 V and disables when the output voltage has discharged below 2.5 V. The DC-DC converter was used in a thermoelectric energy harvesting system that effectively harvests energy from small indoor temperature fluctuations of less than 1°C. Also, an analytical model with unprecedented accuracy of the stepwise gate-drive energy is presented. 
    more » « less
  4. null (Ed.)
    This paper presents the integration of an AC-DC rectifier and a DC-DC boost converter circuit designed in 180 nm CMOS process for ultra-low frequency (<; 10 Hz) energy harvesting applications. The proposed rectifier is a very low voltage CMOS rectifier circuit that rectifies the low-frequency signal of 100-250 mV amplitude and 1-10 Hz frequency into DC voltage. In this work, the energy is harvested from the REWOD (reverse electrowetting-on-dielectric) generator, which is a reverse electrowetting technique that converts mechanical vibrations to electrical energy. The objective is to develop a REWOD-based self-powered motion (such as walking, running, jogging, etc.) tracking sensors that can be worn, thus harvesting energy from regular activities. To this end, the proposed circuits are designed in such a way that the output from the REWOD is rectified and regulated using a DC-DC converter which is a 5-stage cross-coupled switching circuit. Simulation results show a voltage range of 1.1 V-2.1 V, i.e., 850-1200% voltage conversion efficiency (VCE) and 30% power conversion efficiency (PCE) for low input signal in the range 100-250 mV in the low-frequency range. This performance verifies the integration of the rectifier and DC-DC boost converter which makes it highly suitable for various motion-based energy harvesting applications. 
    more » « less
  5. This paper presents a voltage multiplier topology that is a hybrid between a Cockcroft-Walton multiplier and a Dickson charge pump. The Cockcroft-Walton structure exhibits significant output voltage drop under load as the number of multiplier stage increases. This is because all coupling capacitors are connected in series. Dickson charge pump mitigates this issue by connecting all capacitors in parallel. But this solution comes at the expense of large capacitor voltage stress at the last multiplier stage. The proposed hybrid structure arranges some capacitors in parallel and others in series, thereby achieving low output voltage drop and low capacitor voltage stress at the same time. We develop a model that predicts hybrid multiplier's performance and validate it experimentally. We also demonstrate a 60 V-to-2.25 kV dc-dc converter based on a 16-stage hybrid voltage multiplier which achieves a voltage gain of 12.8 while keeping the highest capacitor voltage stress to 660 V. 
    more » « less