Polarization-induced (Pi) distributed or bulk doping in GaN, with a zero dopant ionization energy, can reduce temperature or frequency dispersions in impurity-doped p–n junctions caused by the deep-acceptor-nature of Mg, thus offering GaN power devices promising prospects. Before comprehensively assessing the benefits of Pi-doping, ideal junction behaviors and high-voltage capabilities should be confirmed. In this work, we demonstrate near-ideal forward and reverse I–V characteristics in Pi-doped GaN power p–n diodes, which incorporates linearly graded, coherently strained AlGaN layers. Hall measurements show a net increase in the hole concentration of 8.9 × 1016 cm−3in the p-layer as a result of the polarization charge. In the Pi-doped n-layer, a record-low electron concentration of 2.5 × 1016 cm−3is realized due to the gradual grading of Al0-0.72GaN over 1 μm. The Pi-doped p–n diodes have an ideality factor as low as 1.1 and a 0.10 V higher turn-on voltage than the impurity-doped p–n diodes due to the increase in the bandgap at the junction edge. A differential specific on-resistance of 0.1 mΩ cm2is extracted from the Pi-doped p–n diodes, similar with the impurity-doped counterpart. The Pi-doped diodes show an avalanche breakdown voltage of ∼1.25 kV, indicating a high reverse blocking capability even without an ideal edge-termination. This work confirms that distributed Pi-doping can be incorporated in high-voltage GaN power devices to increase hole concentrations while maintaining excellent junction properties.
Robust Avalanche in 1.7 kV Vertical GaN Diodes with a Single-Implant Bevel Edge Termination
This work demonstrates a novel junction termination extension (JTE) with a graded charge profile for vertical GaN p-n diodes. The fabrication of this JTE obviates GaN etch and requires only a single-step implantation. A bi-layer photoresist is used to produce an ultra-small bevel angle (~0.1°) at the sidewall of a dielectric layer. This tapered dielectric layer is then used as the implantation mask to produce a graded charge profile in p-GaN. The fabricated GaN p-n diodes show a breakdown voltage ( BV ) of 1.7 kV (83% of the parallel-plane limit) with positive temperature coefficient, as well as a high avalanche current density over 1100 A/cm 2 at BV in the unclamped inductive switching test. This robust avalanche is ascribed to the migration of the major impact ionization location from the JTE edge to the main junction. This single-implant, efficient, avalanche-capable JTE can potentially become a building block of many vertical GaN devices, and its fabrication technique has wide device and material applicability.
more »
« less
- Award ID(s):
- 2134374
- NSF-PAR ID:
- 10451649
- Date Published:
- Journal Name:
- IEEE Electron Device Letters
- ISSN:
- 0741-3106
- Page Range / eLocation ID:
- 1 to 1
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
more » « less
-
Power devices are highly desirable to possess excellent avalanche and short-circuit (or surge-current) robustness for numerous power electronics applications like automotive powertrains, electric grids, motor drives, among many others. Current commercial GaN power device, the lateral GaN high-electron-mobility transistor (HEMT), is known to have no avalanche capability and very limited short-circuit robustness. These limitations have become a roadblock for penetration of GaN devices in many industrial power applications. Recently, through collaborations with NexGen Power Systems (NexGen), Inc., we have demonstrated breakthrough avalanche, surge-current and short-circuit robustness in NexGen’s vertical GaN p-n diodes and fin-shape junction-gate field-effect-transistors (Fin-JFETs). These large-area GaN diodes and Fin-JFETs were manufactured in NexGen’s 100 mm GaN-on-GaN fab. The demonstrated avalanche, surge-current and short-circuit capabilities are comparable or even superior to Si and SiC power devices. Additionally, vertical GaN Fin-JFETs were found to fail to open-circuit under avalanche and short-circuit conditions, which is highly desirable for the system safety. This talk reviews the key robustness results of vertical GaN power devices and unveils the enabling device physics. Fundamentally, these results signify that, in contrast to some popular belief, GaN devices with appropriate designs can achieve excellent robustness and thereby encounter no barriers for applications in electric vehicles, grids, renewable processing, and industrial motor drives.more » « less
-
We report the first experimental demonstration of a vertical superjunction device in GaN. P-type nickel oxide (NiO) is sputtered conformally in 6μm deep n-GaN trenches. Sputter recipe is tuned to enable 1017 cm −3 level acceptor concentration in NiO, easing its charge balance with the 9×1016 cm −3 doped n-GaN. Vertical GaN superjunction p-n diodes (SJ-PNDs) are fabricated on both native GaN and low-cost sapphire substrates. GaN SJ-PNDs on GaN and sapphire both show a breakdown voltage (BV) of 1100 V, being at least 900 V higher than their 1-D PND counterparts. The differential specific on-resistance (RON,SP) of the two SJ-PNDs are both 0.3mΩ⋅ cm 2 , with the drift region resistance (RDR,SP) extracted to be 0.15mΩ⋅ cm 2 . The RON,SP∼BV trade-off is among the best in GaN-on-GaN diodes and sets a new record for vertical GaN devices on foreign substrates. The RDR,SP∼BV trade-off exceeds the 1-D GaN limit, fulfilling the superjunction functionality in GaN.more » « less
-
Edge termination is the enabling building block of power devices to exploit the high breakdown field of wide bandgap (WBG) and ultra-wide bandgap (UWBG) semiconductors. This work presents a heterogeneous junction termination extension (JTE) based on p-type nickel oxide (NiO) for gallium oxide (Ga2O3) devices. Distinct from prior JTEs usually made by implantation or etch, this NiO JTE is deposited on the surface of Ga2O3 by magnetron sputtering. The JTE consists of multiple NiO layers with various lengths to allow for a graded decrease in effective charge density away from the device active region. Moreover, this surface JTE has broad design window and process latitude, and its efficiency is drift-layer agnostic. The physics of this NiO JTE is validated by experimental applications into NiO/Ga2O3 p–n diodes fabricated on two Ga2O3 wafers with different doping concentrations. The JTE enables a breakdown voltage over 3.2 kV and a consistent parallel-plate junction field of 4.2 MV/cm in both devices, rendering a power figure of merit of 2.5–2.7 GW/cm2. These results show the great promise of the deposited JTE as a flexible, near ideal edge termination for WBG and UWBG devices, particularly those lacking high-quality homojunctions.more » « less
-
GaN high-electron-mobility transistors (HEMTs) are known to have no avalanche capability and insufficient short-circuit robustness. Recently, breakthrough avalanche and short-circuit capabilities have been experimentally demonstrated in a vertical GaN fin-channel junction-gate field-effect transistor (Fin-JFET), which shows a good promise for using GaN devices in automotive powertrains and electric grids. In particular, GaN Fin-JFETs demonstrated good short-circuit capability at avalanche breakdown voltage (BV AVA ), with a failure-to-open-circuit (FTO) signature. This work presents a comprehensive device physics-based study of the GaN Fin-JFET under short-circuit conditions, particularly at a bus voltage close to BV AVA . Mixed-mode electrothermal TCAD simulations were performed to understand the carrier dynamics, electric field distributions, and temperature profiles in the Fin-JFET under short-circuit and avalanche conditions. The results provide important physical references to understand the unique robustness of the vertical GaN Fin-JFET under the concurrence of short-circuit and avalanche as well as its desirable FTO signature.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Journal Article:
- https://doi.org/10.1109/LED.2023.3302312
