- Award ID(s):
- 2006173
- NSF-PAR ID:
- 10491604
- Publisher / Repository:
- IEEE
- Date Published:
- Page Range / eLocation ID:
- 118 to 122
- Format(s):
- Medium: X
- Location:
- Denver, CO, USA
- Sponsoring Org:
- National Science Foundation
More Like this
-
This article proposes a matrix auto-transformer switched-capacitor dc–dc converter to achieve a high voltage conversion ratio, high efficiency, and high power density for 48-V data-center applications. On the high-voltage side, the proposed converter can fully leverage the benefits of high-performance low voltage stress devices similar to the multilevel modular switched-capacitor converter. Compared with the traditional isolated LLC converter with a matrix transformer, the proposed solution utilized a matrix autotransformer concept with merged primary and secondary side windings, thus leading to reduced transformer winding loss. The resonant inductor could be integrated into the transformer similar to the LLC converter. Because of the matrix autotransformer design, it can achieve a current doubler rectifier on the low voltage side. For less than 8-V low output voltage application, the current doubler rectifier design can fully utilize the best figure-of-merit 25-V device, which is more efficient than the full-bridge rectifier solution using two 25-V devices during the operation. All the devices can achieve zero voltage switching or zero current switching and can be naturally clamped without additional clamping circuits. A 500-W 48-V to 6-V dc–dc converter hardware prototype has been developed with optimized device selection and integrated matrix autotransformer design. Both simulation and experiment results have been provided to validate the features and benefits of the proposed converter. The maximum efficiency of the proposed converter can reach 98.33%.more » « less
-
This paper compares three different dc-dc topologies, i.e. boost converter, three-level flying capacitor multilevel converter (FCMC) and one-cell switching tank converter (STC) for a 100 kW electric vehicle power electronic system. This bidirectional dc-dc converter targets 300 V - 600 V voltage conversion. Total semiconductor loss index (TSLI) has been proposed to evaluate topologies and device technologies. The boost converter and one-cell STC have been fairly compared by utilizing this index. The simulation results of a 100 kW one-cell STC working at zero current switching (ZCS) mode have been provided. A 100 kW hardware prototype using 1200 V 600 A SiC power module has been built. The estimated efficiency is about 99.2% at 30 kW, 99.13% at half load, and 98.64% at full load. The power density of the main circuits is about 42 kW/Lmore » « less
-
Multilevel modular resonant switched-capacitor converter can achieve either zero-current switching (ZCS) or zero-voltage switching (ZVS) by utilizing different converter control strategies. This paper presents a comprehensive way to compare the root mean square (RMS) value of current flowing through switching devices in both ZCS operation and ZVS operation. The study shows that with appropriate converter parameter design, the ZVS operation allows the RMS value of switch current at most 10% lower than that in ZCS operation. Therefore, the converter operating at ZVS mode has the potential to achieve higher efficiency comparing to the converter that operates at ZCS mode due to less semiconductor conduction loss. Furthermore, the ZVS operation can reduce the power loss due to MOSFET output capacitance. A 6x converter with 54V input voltage, 9V output voltage and 600W power rating is used as an example to show the detailed design procedure. Simulation results are provided to verify the theoretical analysis. Also, a 600W lab prototype that has 6 to 1 voltage conversion ratio has been built to verify the theoretical analysis.more » « less
-
This paper presents two novel single-phase resonant multilevel modular boost inverters based on resonant switched capacitor cells and a partial power processed voltage regulator. Compared with other multilevel boost inverters applied in PV systems, one remarkable advantage of the proposed topologies is that the bulky AC filtering inductor is replaced by a smaller-size one in the partial power processed buck converter. Constant duty cycle PWM method is attractive for the multilevel inverter controller design. GaN Enhancement Mode Power Transistors help both the modular resonant switched capacitor cells and the full-bridge unfolder be realized in a small size with high power density. The clamp capacitors in the resonant switched capacitor cells effectively alleviate the switch voltage spikes. These two inverter topologies are analyzed and simulated in PLECS. Simulation results verify the validity of boost inverter function. Stress analysis shows that the inverter has relatively small total normalized switch conduction power stress and total normalized switch stress ratio. Relative total semiconductor chip area comparison results reflect that the proposed topology achieves more efficient semiconductor utilization compared with typical non-resonant multilevel modular switched capacitor boost inverters. Test results indicate that the proposed topology can be used for single-phase non-isolated PV boost inverter applications with small ground leakage current, high voltage conversion ratio, small volume and potential high efficiency.more » « less
-
Summary Inductive power transfer has become an emerging technology for its significant benefits in many applications, including mobile phones, laptops, electric vehicles, implanted bio‐sensors, and internet of things (IoT) devices. In modern applications, a direct current–direct current (DC–DC) converter is one of the essential components to regulate the output supply voltage for achieving the desired characteristics, that is, steady voltage with lower peak ripples. This paper presents a switched‐capacitor (SC) DC–DC converter using complementary architecture to provide a regulated DC voltage with an increased dynamic response. The proposed topology enhances the converter efficiency by decreasing the equivalent output resistance to half by connecting two symmetric SC single ladder converters. The proposed converter is designed using the standard 130‐nm BiCMOS process. The results show that the proposed architecture produces 327‐mV DC output with a rise time of 60.1 ns and consumes 3.449‐nW power for 1.0‐V DC supply. The output settling time is 43.6% lower than the single‐stage SC DC–DC converter with an input frequency of 200 MHz. The comparison results show that the proposed converter has a higher power conversion efficiency of 93.87
% and a lower power density of 0.57 mW/mm2compared to the existing works.