skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.


Title: Tuning Gate Potential Profiles and Current–Voltage Characteristics of Polymer Electrolyte-Gated Transistors by Capacitance Engineering
We demonstrate that the transfer characteristics of electrolyte-gated transistors (EGTs) with polythiophene semiconductor channels are a strong function of gate/electrolyte interfacial contact area, i.e., gate size. Polythiophene EGTs with gate/electrolyte areas much larger than the channel/electrolyte areas show a clear peak in the drain current vs gate voltage (ID–VG) behavior, as well as peak voltage hysteresis between the forward and reverse VG sweeps. Polythiophene EGTs with small gate/electrolyte areas, on the other hand, exhibit current plateaus in the ID–VG behavior and a gate-size-dependent hysteresis loop between turn on and off. The qualitatively different transport behaviors are attributed to the relative sizes of the gate/electrolyte and channel/electrolyte interface capacitances, which are proportional to interfacial area. These interfacial capacitances are in series with each other such that the total capacitance of the full gate/electrolyte/channel stack is dominated by the interface with the smallest capacitance or area. For EGTs with large gates, most of the applied VG is dropped at the channel/electrolyte interface, leading to very high charge accumulations, up to ∼0.3 holes per ring (hpr) in the case of polythiophene semiconductors. The large charge density results in sub-band-filling and a marked decrease in hole mobility, giving rise to the peak in ID–VG. For EGTs with small gates, hole accumulation saturates near 0.15 hpr, band-filling does not occur, and hole mobility is maintained at a fixed value, which leads to the ID plateau. Potential drops at the interfaces are confirmed by in situ potential measurements inside a gate/electrolyte/polymer semiconductor stack. Hole accumulations are measured with gate current-gate voltage (IG–VG) measurements acquired simultaneously with the ID–VG characteristics. Overall, our measurements demonstrate that remarkably different ID behavior can be obtained for polythiophene EGTs by controlling the magnitude of the gate-electrolyte interfacial capacitance.  more » « less
Award ID(s):
2011401
PAR ID:
10506645
Author(s) / Creator(s):
; ;
Publisher / Repository:
ACS Appl. Mater. Interfaces
Date Published:
Journal Name:
ACS Applied Materials & Interfaces
Volume:
16
Issue:
15
ISSN:
1944-8244
Page Range / eLocation ID:
19309 to 19317
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract The relationship between hole density and conductivity in electrochemically gated polythiophene films is examined. The films are  integrated into electrolyte‐gated transistors (EGTs), so that hole accumulations can be electrochemically modulated up to ≈0.4 holes per thiophene ring (hpr). Polythiophenes include poly(3‐alkylthiophenes) (P3ATs) with four different side chain lengths – butyl (P3BT), hexyl (P3HT), octyl (P3OT), or decyl (P3DT) – and poly[2,5‐bis(3‐dodecylthiophen‐2‐yl)thieno[3,2‐b]thiophene] (PBTTT) and poly(3,3′′′‐didodecyl[2,2′:5′,2′′:5′′,2′′′‐quaterthiophene]‐5,5′′′‐diyl) (PQT). Analysis of the drain current – gate voltage (ID–VG) and gate current – gate voltage (IG–VG) characteristics of the EGTs reveals that all six polythiophene semiconductors exhibited reversible conductivity peaks at 0.12 – 0.15 hpr. Conductivity is suppressed beyond ≈0.4 hpr.The maximum carrier mobilities of the P3AT semiconductors increase, and hysteresis of the conductivity peaks decreases, with increasing alkyl side‐chain length. PBTTT and PQT with reduced side chain densities exhibit the largest hysteresis but have higher hole mobilities. The results suggest that at ≈0.4 hpr, a polaronic sub‐band is filled in all cases. Filling of the sub‐band correlates with a collapse in the hole mobility. The side‐chain dependence of the peak conductivity and hysteresis further suggests that Coulombic ion‐carrier interactions are important in these systems. Tailoring ion‐carrier correlations is likely important for further improvements in transport properties of electrochemically doped polythiophenes. 
    more » « less
  2. CVD grown MoSe2 monolayers were electrically characterized at room temperature in a field effect transistor (FET) configuration using an ionic liquid (IL) as the gate dielectric. During the growth, instead of using MoO3 powder, ammonium heptamolybdate was used for better Mo control of the source and sodium cholate added for lager MoSe2 growth areas. In addition, a high specific capacitance (∼7 μF/cm2) IL was used as the gate dielectric to significantly reduce the operating voltage. The device exhibited ambipolar charge transport at low voltages with enhanced parameters during n- and p-FET operation. IL gating thins the Schottky barrier at the metal/semiconductor interface permitting efficient charge injection into the channel and reduces the effects of contact resistance on device performance. The large specific capacitance of the IL was also responsible for a much higher induced charge density compared to the standard SiO2 dielectric. The device was successfully tested as an inverter with a gain of ∼2. Using a common metal for contacts simplifies fabrication of this ambipolar device, and the possibility of radiative recombination of holes and electrons could further extend its use in low power optoelectronic applications. 
    more » « less
  3. Morkoç, Hadis; Fujioka, Hiroshi; Schwarz, Ulrich T. (Ed.)
    We report the gate leakage current and threshold voltage characteristics of Al0.3Ga0.7N/GaN heterojunction field effect transistor (HFET) with metal-organic chemical vapor deposition (MOCVD) grown β-Ga2O3 as a gate dielectric for the first time. In this study, GaN channel HFET and β-Ga2O3 passivated metal-oxide-semiconductor-HFET (MOS-HFET) structures were grown in MOCVD using N2 as carrier gas on a sapphire substrate. X-ray diffraction (XRD) and atomic force microscopy (AFM) were used to characterize the structural properties and surface morphology of the heterostructure. The electrical properties were analyzed using van der Pauw, Hall, and the mercury probe capacitance-voltage (C-V) measurement systems. The 2-dimensional electron gas (2DEG) carrier density for the heterostructure was found to be in the order of ~1013 cm-2. The threshold voltage shifted more towards the negative side for the MOSHFET. The high-low (Hi-Lo) frequency-based C-V method was used to calculate the interface charge density for the oxide-AlGaN interface and was found to be in the order of ~1012 cm2eV-1. A remarkable reduction in leakage current from 2.33×10-2 A/cm2 for HFET to 1.03×10-8 A/cm2 for MOSHFET was observed demonstrating the viability of MOCVD-grown Ga2O3 as a gate dielectric. 
    more » « less
  4. We present a physics-based model for ferroelectric/negative capacitance transistors (FEFETs/ NCFETs) without an inter-layer metal between ferroelectric and dielectric in the gate stack. The model self-consistently solves 2D Poisson's equation, non-equilibrium Green's function (NEGF) based charge and transport equations, and multi-domain Landau Khalatnikov (LK) equations with the domain interaction term. The proposed simulation framework captures the variation of ferroelectric (FE) polarization (P) along the gate length due to non-uniform electric field (E) along the channel. To calibrate the LK equations, we fabricate and characterize 10nm HZO films. Based on the calibrated model, we analyze the gate/drain voltage dependence of P distribution in the FE and its effect on the channel potential and current-voltage characteristics. Our results highlight the importance of larger domain interaction to boost the benefits of FEFETs with subthreshold swing (SS) as small as ~50mV/decade achieved at room temperature. As domain interaction increases, the characteristics of FEFETs without inter-layer metal (SS, negative drain induced barrier lowering (DIBL), negative output conductance) approach those of FEFETs with inter-layer metal. 
    more » « less
  5. Abstract We report threshold voltage (VTH) control in ultrawide bandgap Al0.4Ga0.6N-channel metal oxide semiconductor heterostructure field-effect transistors using a high-temperature (300 °C) anneal of the high-kZrO2gate-insulator. Annealing switched the polarity of the fixed charges at the ZrO2/AlGaN interface from +5.5 × 1013cm−2to −4.2 × 1013cm−2, pinningVTHat ∼ (−12 V), reducing gate leakage by ∼103, and improving subthreshold swing 2× (116 mV decade−1). It also enabled the gate to repeatedly withstand voltages from −40 to +18 V, allowing the channel to be overdriven doubling the peak currents to ∼0.5 A mm−1
    more » « less