An official website of the United States government
As many mobile devices use Global Navigation Satellite Systems (GNSSs) to determine their locations for control, compromising such systems can result in serious consequences, as shown by existing GPS spoofing attacks. However, most such spoofing attacks focus on the effect of a single spoofer attacking a single receiver. In this paper, we investigate the impacts of a single spoofer on multiple receivers, motivated by research on attacking drone swarms. Our analysis independently shows that, using a single spoofer, multiple receivers at different locations in a spoofing area will see the same location reading. We consider the base case of spoofing four satellites and also the generic case when more satellites are involved in the spoofing attack. More importantly, we conduct real-world experiments to validate our analysis and demonstrate the potential threats to many practical applications. We use off-the-shelf SDR cards for spoofing and consumer GPS receivers for obtaining spoofed location readings. While this method can enable various attacks on mobile devices depending on GPS, it is also applicable to all existing GNSSs, because they use similar principles to determine locations.
more »
« less
Software Defined Radio Injection-Locking using a GPS signal for multichannel coherent receivers
This paper explores the potential benefits of combining the use of injection-locking techniques with GPS signals as a common clock source when applied to a low-cost Software Defined Radio (SDR) to improve the accuracy of coherent multiple receivers. Coherent systems impose severe requirements on the frequency stability of the signal source at the receiver. In this work, injection-locked oscillators are used as local clock receivers, which inherently synchronizes the SDR analog digital converter (ADCs) sampling times and keeps the local oscillator locked on to the GPS stimulus periodic signal. This paper illustrates the hardware modifications needed for to the injection locking oscillators of eight RTL-SDR radios and the theory behind it, and experimentally measures the degree of coherency in the frequency, phase and time synchronization to verify the proposed method. The coherency demonstrated in the results prove the feasibility of using beamforming, multiple input multiple output (MIMO) and RF transmitter geo-localization.
more »
« less
- PAR ID:
- 10519037
- Publisher / Repository:
- IEEE
- Date Published:
- ISBN:
- 978-1-6654-9032-0
- Page Range / eLocation ID:
- 1 to 10
- Subject(s) / Keyword(s):
- SDR receiver coherency beam-forming, MIMO, transmitter geolocation.
- Format(s):
- Medium: X
- Location:
- Big Sky, MT, USA
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
null (Ed.)Abstract Noise is expected to play an important role in the dynamics of analog systems such as coupled oscillators which have recently been explored as a hardware platform for application in computing. In this work, we experimentally investigate the effect of noise on the synchronization of relaxation oscillators and their computational properties. Specifically, in contrast to its typically expected adverse effect, we first demonstrate that a common white noise input induces frequency locking among uncoupled oscillators. Experiments show that the minimum noise voltage required to induce frequency locking increases linearly with the amplitude of the oscillator output whereas it decreases with increasing number of oscillators. Further, our work reveals that in a coupled system of oscillators—relevant to solving computational problems such as graph coloring, the injection of white noise helps reduce the minimum required capacitive coupling strength. With the injection of noise, the coupled system demonstrates frequency locking along with the desired phase-based computational properties at 5 × lower coupling strength than that required when no external noise is introduced. Consequently, this can reduce the footprint of the coupling element and the corresponding area-intensive coupling architecture. Our work shows that noise can be utilized as an effective knob to optimize the implementation of coupled oscillator-based computing platforms.more » « less
-
NA (Ed.)Clock generation for high-speed wireline receivers must provide multiple clock phases with high-resolution rotation. To address this, an 8-phase 17 GHz clock generation circuit with built-in 6b rotation is presented. Multi-phase injection is used to perform reference-side phase rotation to efficiently generate and rotate eight clock phases. The injection method is analyzed with a model to study the introduced nonlinearity, and the effect of the injection strength is discussed. Designed by using BAG3++ for layout-aware design optimization, the proposed circuit achieves 98 fs RMS jitter and a measured DNLpp and INLpp of 1.26 and 4.05 LSB respectively, while consuming 33 mW.more » « less
-
null (Ed.)Digital phase-locked loops (DPLL) are finding new applications in highly demanding contexts such as frequency synthesis for millimeter-wave (mm-wave) communications and clock generation for ultra-high-speed wireline transceivers. In a typical DPLL, however, a time-to-digital converter (TDC) with fine time resolution, high linearity and high dynamic range is required to meet stringent noise and spur performance requirements, which negatively impacts the power consumption in a DPLL. A bang-bang phase-detector (BBPD) outperforms a multi-bit TDC in terms of its’ jitter-power tradeoff, but its’ highly non-linear phase detection characteristic limits the locking speed of the loop. This research explores the design and of a 60 GHz digital sub-sampling phase-locked loop that uses a BBPD loop for frequency tracking and a coarse TDC loop for fast frequency acquisition. A prototype of the DPLL is designed in a 28-nm CMOS technology with supporting evidence through extensive simulations.more » « less
-
A high frequency multi-phase clock generator circuit with a 6b phase rotator is presented for multi-phase wireline receivers. Multi-phase injection is used to efficiently generate and rotate 8 clock phases. Unlike prior rotator-based work, this work does not use time modulation, reducing the resulting deterministic jitter. A model is presented to study the nonlinearity introduced by the technique. The proposed 17 GHz circuit was implemented in the Intel 16 process and consumes 33 mW. The measured RMS jitter is $$\mathbf{9 8} \mathrm{fs}$$, and the measured DNLpp and INLpp are 1.26 and 4.05 LSB respectively.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Conference Paper:
- https://doi.org/10.1109/AERO55745.2023.10115547
