skip to main content


Title: Implementation of high-performance and high-yield nanoscale hafnium zirconium oxide based ferroelectric tunnel junction devices on 300 mm wafer platform

In this work, hafnium zirconium oxide (HZO)-based 100 × 100 nm2 ferroelectric tunnel junction (FTJ) devices were implemented on a 300 mm wafer platform, using a baseline 65 nm CMOS process technology. FTJs consisting of TiN/HZO/TiN were integrated in between metal 1 (M1) and via 1 (V1) layers. Cross-sectional transmission electron microscopy and energy dispersive x-ray spectroscopy analysis confirmed the targeted thickness and composition of the FTJ film stack, while grazing incidence, in-plane x-ray diffraction analysis demonstrated the presence of orthorhombic phase Pca21 responsible for ferroelectric polarization observed in HZO films. Current measurement, as a function of voltage for both up- and down-polarization states, yielded a tunneling electroresistance (TER) ratio of 2.28. The device TER ratio and endurance behavior were further optimized by insertion of thin Al2O3 tunnel barrier layer between the bottom electrode (TiN) and ferroelectric switching layer (HZO) by tuning the band offset between HZO and TiN, facilitating on-state tunneling conduction and creating an additional barrier layer in off-state current conduction path. Investigation of current transport mechanism showed that the current in these FTJ devices is dominated by direct tunneling at low electric field (E < 0.4 MV/cm) and by Fowler–Nordheim (F–N) tunneling at high electric field (E > 0.4 MV/cm). The modified FTJ device stack (TiN/Al2O3/HZO/TiN) demonstrated an enhanced TER ratio of ∼5 (2.2× improvement) and endurance up to 106 switching cycles. Write voltage and pulse width dependent trade-off characteristics between TER ratio and maximum endurance cycles (Nc) were established that enabled optimal balance of FTJ switching metrics. The FTJ memory cells also showed multi-level-cell characteristics, i.e., 2 bits/cell storage capability. Based on full 300 mm wafer statistics, a switching yield of >80% was achieved for fabricated FTJ devices demonstrating robustness of fabrication and programming approach used for FTJ performance optimization. The realization of CMOS-compatible nanoscale FTJ devices on 300 mm wafer platform demonstrates the promising potential of high-volume large-scale industrial implementation of FTJ devices for various nonvolatile memory applications.

 
more » « less
Award ID(s):
2123863
NSF-PAR ID:
10524782
Author(s) / Creator(s):
; ; ; ; ; ; ; ; ; ; ;
Publisher / Repository:
American Vacuum Society
Date Published:
Journal Name:
Journal of Vacuum Science & Technology B
Volume:
41
Issue:
1
ISSN:
2166-2746
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract

    Ferroelectric tunneling junctions (FTJs) with tunable tunneling electroresistance (TER) are promising for many emerging applications, including non-volatile memories and neurosynaptic computing. One of the key challenges in FTJs is the balance between the polarization value and the tunneling current. In order to achieve a sizable on-current, the thickness of the ferroelectric layer needs to be scaled down below 5 nm. However, the polarization in these ultra-thin ferroelectric layers is very small, which leads to a low tunneling electroresistance (TER) ratio. In this paper, we propose and demonstrate a new type of FTJ based on metal/Al2O3/Zr-doped HfO2/Si structure. The interfacial Al2O3layer and silicon substrate enable sizable TERs even when the thickness of Zr-doped HfO2(HZO) is above 10 nm. We found that F-N tunneling dominates at read voltages and that the polarization switching in HZO can alter the effective tunneling barrier height and tune the tunneling resistance. The FTJ synapses based on Al2O3/HZO stacks show symmetric potentiation/depression characteristics and widely tunable conductance. We also show that spike-timing-dependent plasticity (STDP) can be harnessed from HZO based FTJs. These novel FTJs will have high potential in non-volatile memories and neural network applications.

     
    more » « less
  2. Abstract Hf 0.5 Zr 0.5 O 2 (HZO) thin films are promising candidates for non-volatile memory and other related applications due to their demonstrated ferroelectricity at the nanoscale and compatibility with Si processing. However, one reason that HZO has not been fully scaled into industrial applications is due to its deleterious wake-up and fatigue behavior which leads to an inconsistent remanent polarization during cycling. In this study, we explore an interfacial engineering strategy in which we insert 1 nm Al 2 O 3 interlayers at either the top or bottom HZO/TiN interface of sequentially deposited metal-ferroelectric-metal capacitors. By inserting an interfacial layer while limiting exposure to the ambient environment, we successfully introduce a protective passivating layer of Al 2 O 3 that provides excess oxygen to mitigate vacancy formation at the interface. We report that TiN/HZO/TiN capacitors with a 1 nm Al 2 O 3 at the top interface demonstrate a higher remanent polarization (2P r ∼ 42 μ C cm −2 ) and endurance limit beyond 10 8 cycles at a cycling field amplitude of 3.5 MV cm −1 . We use time-of-flight secondary ion mass spectrometry, energy dispersive spectroscopy, and grazing incidence x-ray diffraction to elucidate the origin of enhanced endurance and leakage properties in capacitors with an inserted 1 nm Al 2 O 3 layer. We demonstrate that the use of Al 2 O 3 as a passivating dielectric, coupled with sequential ALD fabrication, is an effective means of interfacial engineering and enhances the performance of ferroelectric HZO devices. 
    more » « less
  3. We offer a perspective on the prospects of ultrafast spintronics and opto-magnetism as a pathway to high-performance, energy-efficient, and non-volatile embedded memory in digital integrated circuit applications. Conventional spintronic devices, such as spin-transfer-torque magnetic-resistive random-access memory (STT-MRAM) and spin–orbit torque MRAM, are promising due to their non-volatility, energy-efficiency, and high endurance. STT-MRAMs are now entering into the commercial market; however, they are limited in write speed to the nanosecond timescale. Improvement in the write speed of spintronic devices can significantly increase their usefulness as viable alternatives to the existing CMOS-based devices. In this article, we discuss recent studies that advance the field of ultrafast spintronics and opto-magnetism. An optimized ferromagnet–ferrimagnet exchange-coupled magnetic stack, which can serve as the free layer of a magnetic tunnel junction (MTJ), can be optically switched in as fast as ∼3 ps. Integration of ultrafast magnetic switching of a similar stack into an MTJ device has enabled electrical readout of the switched state using a relatively larger tunneling magnetoresistance ratio. Purely electronic ultrafast spin–orbit torque induced switching of a ferromagnet has been demonstrated using ∼6 ps long charge current pulses. We conclude our Perspective by discussing some of the challenges that remain to be addressed to accelerate ultrafast spintronics technologies toward practical implementation in high-performance digital information processing systems.

     
    more » « less
  4. Ferroelectric hafnium-zirconium oxide (HZO) is an excellent candidate for low-power non-volatile memory applications due to its demonstrated ferroelectricity at the nanoscale and compatibility with silicon-based technologies. The interface of HZO in contact with its electrode, typically TiN in a metal–ferroelectric–metal (MFM) capacitor configuration, is of particular interest because factors, such as volume confinement, impurity concentration, interfacial layers, thermal expansion mismatch, and defect trapping, are believed to play a crucial role in the ferroelectric performance of HZO-based devices. Processing variables, such as precursor type, oxygen source, dose duration, and deposition temperature, are known to strongly affect the quality of the oxide–metal interface. However, not many studies have focused on the effect of breaking or maintaining vacuum during MFM deposition. In this study, sequential, no-atmosphere processing (SNAP) is employed to avoid atmospheric exposure, where electrode TiN and ferroelectric HZO are deposited sequentially in the atomic layer deposition chamber without breaking vacuum. The effect of breaking vacuum during the sequential deposition steps is elucidated by fabricating and characterizing MFM capacitors with and without intentional vacuum breaks prior to the deposition of the HZO and top TiN. Using x-ray photoelectron spectroscopy and time-of-flight secondary ion mass spectrometry (ToF-SIMS), we reveal that breaking vacuum after bottom TiN electrode deposition leads to interfacial oxidation and increased carbon contamination, which preferentially stabilizes the non-ferroelectric tetragonal phase and lead to diminished remanent polarization. Avoiding carbon impurities and interfacial TiOx at the HZO and TiN interface using SNAP leads to heightened remanent polarization, reduced leakage current density, and elimination of the wake-up effect. Our work highlights the effect of vacuum breaking on the processing-structure-properties of HZO-based capacitors, revealing that maintaining vacuum can significantly improve ferroelectric properties.

     
    more » « less
  5. This study investigates the electrical characteristics observed in n-channel and p-channel ferroelectric field effect transistor (FeFET) devices fabricated through a similar process flow with 10 nm of ferroelectric hafnium zirconium oxide (HZO) as the gate dielectric. The n-FeFETs demonstrate a faster complete polarization switching compared to the p-channel counterparts. Detailed and systematic investigations using TCAD simulations reveal the role of fixed charges and interface traps at the HZO-interfacial layer (HZO/IL) interface in modulating the subthreshold characteristics of the devices. A characteristic crossover point observed in the transfer characteristics of n-channel devices is attributed with the temporary switching between ferroelectric-based operation to charge-based operation, caused by the pinning effect due to the presence of different traps. This experimental study helps understand the role of charge trapping effects in switching characteristics of n- and p-channel ferroelectric FETs.

     
    more » « less