An official website of the United States government
In this work, hafnium zirconium oxide (HZO)-based 100 × 100 nm2 ferroelectric tunnel junction (FTJ) devices were implemented on a 300 mm wafer platform, using a baseline 65 nm CMOS process technology. FTJs consisting of TiN/HZO/TiN were integrated in between metal 1 (M1) and via 1 (V1) layers. Cross-sectional transmission electron microscopy and energy dispersive x-ray spectroscopy analysis confirmed the targeted thickness and composition of the FTJ film stack, while grazing incidence, in-plane x-ray diffraction analysis demonstrated the presence of orthorhombic phase Pca21 responsible for ferroelectric polarization observed in HZO films. Current measurement, as a function of voltage for both up- and down-polarization states, yielded a tunneling electroresistance (TER) ratio of 2.28. The device TER ratio and endurance behavior were further optimized by insertion of thin Al2O3 tunnel barrier layer between the bottom electrode (TiN) and ferroelectric switching layer (HZO) by tuning the band offset between HZO and TiN, facilitating on-state tunneling conduction and creating an additional barrier layer in off-state current conduction path. Investigation of current transport mechanism showed that the current in these FTJ devices is dominated by direct tunneling at low electric field (E < 0.4 MV/cm) and by Fowler–Nordheim (F–N) tunneling at high electric field (E > 0.4 MV/cm). The modified FTJ device stack (TiN/Al2O3/HZO/TiN) demonstrated an enhanced TER ratio of ∼5 (2.2× improvement) and endurance up to 106 switching cycles. Write voltage and pulse width dependent trade-off characteristics between TER ratio and maximum endurance cycles (Nc) were established that enabled optimal balance of FTJ switching metrics. The FTJ memory cells also showed multi-level-cell characteristics, i.e., 2 bits/cell storage capability. Based on full 300 mm wafer statistics, a switching yield of >80% was achieved for fabricated FTJ devices demonstrating robustness of fabrication and programming approach used for FTJ performance optimization. The realization of CMOS-compatible nanoscale FTJ devices on 300 mm wafer platform demonstrates the promising potential of high-volume large-scale industrial implementation of FTJ devices for various nonvolatile memory applications.
more »
« less
Ferroelectric Tunneling Junctions Based on Aluminum Oxide/ Zirconium-Doped Hafnium Oxide for Neuromorphic Computing
Abstract Ferroelectric tunneling junctions (FTJs) with tunable tunneling electroresistance (TER) are promising for many emerging applications, including non-volatile memories and neurosynaptic computing. One of the key challenges in FTJs is the balance between the polarization value and the tunneling current. In order to achieve a sizable on-current, the thickness of the ferroelectric layer needs to be scaled down below 5 nm. However, the polarization in these ultra-thin ferroelectric layers is very small, which leads to a low tunneling electroresistance (TER) ratio. In this paper, we propose and demonstrate a new type of FTJ based on metal/Al2O3/Zr-doped HfO2/Si structure. The interfacial Al2O3layer and silicon substrate enable sizable TERs even when the thickness of Zr-doped HfO2(HZO) is above 10 nm. We found that F-N tunneling dominates at read voltages and that the polarization switching in HZO can alter the effective tunneling barrier height and tune the tunneling resistance. The FTJ synapses based on Al2O3/HZO stacks show symmetric potentiation/depression characteristics and widely tunable conductance. We also show that spike-timing-dependent plasticity (STDP) can be harnessed from HZO based FTJs. These novel FTJs will have high potential in non-volatile memories and neural network applications.
more »
« less
- Award ID(s):
- 1653241
- PAR ID:
- 10153970
- Publisher / Repository:
- Nature Publishing Group
- Date Published:
- Journal Name:
- Scientific Reports
- Volume:
- 9
- Issue:
- 1
- ISSN:
- 2045-2322
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract Hf 0.5 Zr 0.5 O 2 (HZO) thin films are promising candidates for non-volatile memory and other related applications due to their demonstrated ferroelectricity at the nanoscale and compatibility with Si processing. However, one reason that HZO has not been fully scaled into industrial applications is due to its deleterious wake-up and fatigue behavior which leads to an inconsistent remanent polarization during cycling. In this study, we explore an interfacial engineering strategy in which we insert 1 nm Al 2 O 3 interlayers at either the top or bottom HZO/TiN interface of sequentially deposited metal-ferroelectric-metal capacitors. By inserting an interfacial layer while limiting exposure to the ambient environment, we successfully introduce a protective passivating layer of Al 2 O 3 that provides excess oxygen to mitigate vacancy formation at the interface. We report that TiN/HZO/TiN capacitors with a 1 nm Al 2 O 3 at the top interface demonstrate a higher remanent polarization (2P r ∼ 42 μ C cm −2 ) and endurance limit beyond 10 8 cycles at a cycling field amplitude of 3.5 MV cm −1 . We use time-of-flight secondary ion mass spectrometry, energy dispersive spectroscopy, and grazing incidence x-ray diffraction to elucidate the origin of enhanced endurance and leakage properties in capacitors with an inserted 1 nm Al 2 O 3 layer. We demonstrate that the use of Al 2 O 3 as a passivating dielectric, coupled with sequential ALD fabrication, is an effective means of interfacial engineering and enhances the performance of ferroelectric HZO devices.more » « less
-
Abstract Continuous device downsizing and circuit complexity have motivated atomic-scale tuning of memristors. Herein, we report atomically tunable Pd/M1/M2/Al ultrathin (<2.5 nm M1/M2 bilayer oxide thickness) memristors using in vacuo atomic layer deposition by controlled insertion of MgO atomic layers into pristine Al2O3atomic layer stacks guided by theory predicted Fermi energy lowering leading to a higher high state resistance (HRS) and a reduction of oxygen vacancy formation energy. Excitingly, memristors with HRS and on/off ratio increasing exponentially with M1/M2 thickness in the range 1.2–2.4 nm have been obtained, illustrating tunneling mechanism and tunable on/off ratio in the range of 10–104. Further dynamic tunability of on/off ratio by electric field is possible by designing of the atomic M2 layer and M1/M2 interface. This result probes ways in the design of memristors with atomically tunable performance parameters.more » « less
-
Ferroelectric tunnel junctions (FTJs) based on epitaxial complex oxide heterostructures are promising building blocks for developing low power nanoelectronics and neuromorphic computing. FTJs consisting of correlated oxide electrodes have distinct advantages in size scaling but only yield moderate electroresistance (ER) at room temperature due to the challenge in imposing asymmetric interfacial screening and large modulation of the tunneling potential profile. Here, we achieve large ER in all-oxide FTJs by paring a correlated metal with a narrow bandgap Mott insulator as electrodes. We fabricate epitaxial FTJs composed of 2.8 and 4 nm PbZr0.2Ti0.8O3 tunnel barriers sandwiched between correlated oxides LaNiO3 and Sr3Ir2O7 electrodes. An ER of 6500% has been observed at room temperature, which increases to over 105% at 100 K. The high ER can be attributed to ferroelectric polarization induced metal–insulator transition in interfacial Sr3Ir2O7, which enhances the potential asymmetry for the tunnel barrier. The temperature dependence of tunneling current shows that direct tunneling dominates in the on state, while the off-state conduction transitions from thermally activated behavior at high temperatures to Glazman–Matveev defect-mediated inelastic tunneling at low temperatures. Our study provides a viable material strategy for designing all-oxide FTJs with high ER, facilitating their implementation in nonvolatile memories and energy-efficient computing devices.more » « less
-
Abstract This work reports important fundamental advancements in multiwall carbon nanotube (MWCNT) rectenna devices by creating and optimizing new diode structures to allow optical rectification with air‐stable devices. The incorporation of double‐insulator layer tunnel diodes, fabricated for the first time on MWCNT arrays, enables the use of air‐stable top metals (Al and Ag) with excellent asymmetry for rectification applications. Asymmetry is increased by as much as 10 times, demonstrating the effectiveness of incorporating multiple dielectric layers to control electron tunneling in MWCNT diode structures. MWCNT tip opening also reduces device resistance up to 75% due to an increase in diode contact area to MWCNT inner walls. This effect is consistent for different oxide materials and thicknesses. A number of insulator layers, including Al2O3, HfO2, TiO2, ZnO, and ZrO2, in both single‐ and then double‐insulator configurations are tested. Resistance increases exponentially with insulator thickness and decreases with electron affinity. These results are used to characterize double‐insulator diode performance. Finally, for the most asymmetric device structure, Al2O3‐HfO2(4/4 nm), optical rectification at a frequency of 470 THz (638 nm) is demonstrated. These results open the door for designing efficient MWCNT rectenna devices with more material flexibility, including air‐stable, transparent, and conductive top electrode materials.more » « less
