An official website of the United States government
Abstract Topological insulators (TIs) have attracted significant attention in photonics and acoustics due to their unique physical properties and promising applications. Electronics has recently emerged as an exciting arena to study various topological phenomena because of its advantages in building complex topological structures. Here, we explore TIs on an integrated circuit (IC) platform with a standard complementary metal-oxide-semiconductor technology. Based on the Su–Schrieffer–Heeger model, we design a fully integrated topological circuit chain using multiple capacitively-coupled inductor–capacitor resonators. We perform comprehensive post-layout simulations on its physical layout to observe and evaluate the salient topological features. Our results demonstrate the existence of the topological edge state and the remarkable robustness of the edge state against various defects. Our work shows the feasibility and promise of studying TIs with IC technology, paving the way for future explorations of large-scale topological electronics on the scalable IC platform.
more »
« less
This content will become publicly available on December 1, 2025
Open-Source Silicon—Unleashing Innovation and Collaboration
In this landmark special issue of IEEE Design & Test, we are thrilled to present the burgeoning realm of Open-Source Silicon, a sector that is not just evolving but also revolutionizing the way we approach IC design and semiconductor technology. Since the inception of the OpenMPW program by Google, SkyWater, and Efabless in 2020, the landscape of open-source IC design has expanded exponentially, signaling a new era of innovation, collaboration, and accessibility in semiconductor design.
more »
« less
- PAR ID:
- 10586516
- Publisher / Repository:
- IEEE Design and Test
- Date Published:
- Journal Name:
- IEEE Design & Test
- Volume:
- 41
- Issue:
- 6
- ISSN:
- 2168-2356
- Page Range / eLocation ID:
- 5 to 7
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Designers use third-party intellectual property (IP) cores and outsource various steps in the integrated circuit (IC) design and manufacturing flow. As a result, security vulnerabilities have been rising. This is forcing IC designers and end users to re-evaluate their trust in ICs. If attackers get hold of an unprotected IC, they can reverse engineer the IC and pirate the IP. Similarly, if attackers get hold of a design, they can insert malicious circuits or take advantage of “backdoors” in a design. Unintended design bugs can also result in security weaknesses. This tutorial paper provides an introduction to the domain of hardware security through two pedagogical examples of hardware security problems. The first is a walk-through of the scan chain-based side channel attack. The second is a walk-through of logic locking of digital designs. The tutorial material is accompanied by open access digital resources that are linked in this article.more » « less
-
Abstract The outsourcing of integrated circuit (IC) fabrication raises concerns of reverse-engineering, piracy, and overproduction of high-value intellectual property (IP). Logic locking was developed to address this by adding logic gates to a design to a chip’s functionality during fabrication. However, recent advances have revealed that logic locking is susceptible to physical probing attacks, such as electro-optical frequency mapping (EOFM). In this work, we proposeAdjoining Gates, a novel logic locking enhancement that places auxiliary logic gates near gates that leak key information when probed to obscure them, thereby mitigating EOFM-style attacks. To implement Adjoining Gates, we developed an open-source security verification and design automation algorithm that detects EOFM key leakage during placement and inserts Adjoining Gates in a design. Our evaluation shows that our proposed approach identified and mitigated all EOFM-extractable key leakage across 16 benchmarks of varying sizes, locking techniques, and probe resolutions with a 4.15% average gate count overhead.more » « less
-
InAs-based interband cascade (IC) lasers with improved optical confinement have achieved high-temperature operation with a threshold current density as low as 333 A/cm2 at 300 K for emission at 6003 nm. The threshold current density is the lowest ever reported among semiconductor mid-infrared lasers at similar wavelengths. These InAs-based IC devices lased in pulsed mode at temperatures up to 357 K near 6.28 μm. A narrow-ridge device was able to operate in continuous-wave mode at temperatures up to 293 K at 6.01 μm.more » « less
-
Scanning Electron Microscopy (SEM) is a common imaging modality used in the semiconductor industry particularly for failure analysis [1, 2]. In addition, with the recent growing concern of physical attacks on electronics with malicious intent, SEMs are becoming more attractive for hardware assurance and especially, Reverse Engineering (RE)[4]. However, RE requires long hours of imaging for an IC even if it is done automatically. In [3], the estimated time to image an IC of size 1.5 mm x 1.5 mm employing a 130nm node technology with high resolution went up to 30 days. With the ongoing trend of adding more structures onto a limited space on the IC, the imaging time frame is becoming unfeasible. This drawback would be manageable in situations where there is a prior knowledge on the exact location to be imaged. However, in case of hardware assurance and reverse engineering, where all the structures in the …more » « less
