skip to main content


The NSF Public Access Repository (NSF-PAR) system and access will be unavailable from 10:00 PM ET on Friday, December 8 until 2:00 AM ET on Saturday, December 9 due to maintenance. We apologize for the inconvenience.

Search for: All records

Creators/Authors contains: "Shahi, Simran"

Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?

Some links on this page may take you to non-federal websites. Their policies may differ from this site.

  1. Abstract

    Two-dimensional (2D) materials such as semiconductors and ferroelectrics are promising for future energy-efficient logic devices because of their extraordinary electronic properties at atomic thickness. In this work, we investigated a van der Waals heterostructure composited of 2D semiconducting MoS2and 2D ferroelectric CuInP2S6(CIPS) and NiPS3. Instead of using 2D ferroelectrics as conventional gate dielectric layers, here we applied CIPS and NiPS3as a ferroelectric capping layer, and investigated a long-distance coupling effect with the gate upon the sandwiched 2D MoS2channels. Our experimental results showed an outstanding enhancement of the electrodynamic gating in 2D MoS2transistors, represented by a significant reduction of subthreshold swing at room temperature. This was due to the coupling-induced polarization of 2D ferroelectrics at 2D semiconductor surface which led to an effective and dynamic magnification of the gate capacitance. Meanwhile, the electrostatic gating was remained steady after adding the ferroelectric capping layer, providing ease and compatibility for further implementation with existing circuit and system design. Our work demonstrates the long-distance coupling effect of 2D ferroelectrics in a capping architecture, reveals its impacts from both electrodynamic and electrostatic perspectives, and expands the potential of 2D ferroelectrics to further improve the performance of energy-efficient nanoelectronics.

    more » « less
  2. null (Ed.)
    High contact resistance is one of the primary concerns for electronic device applications of two-dimensional (2D) layered semiconductors. Here, we explore the enhanced carrier transport through metal–semiconductor interfaces in WS 2 field effect transistors (FETs) by introducing a typical transition metal, Cu, with two different doping strategies: (i) a “generalized” Cu doping by using randomly distributed Cu atoms along the channel and (ii) a “localized” Cu doping by adapting an ultrathin Cu layer at the metal–semiconductor interface. Compared to the pristine WS 2 FETs, both the generalized Cu atomic dopant and localized Cu contact decoration can provide a Schottky-to-Ohmic contact transition owing to the reduced contact resistances by 1–3 orders of magnitude, and consequently elevate electron mobilities by 5–7 times. Our work demonstrates that the introduction of transition metal can be an efficient and reliable technique to enhance the carrier transport and device performance in 2D TMD FETs. 
    more » « less
  3. Abstract

    2D semiconductors such as monolayer molybdenum disulfide (MoS2) are promising material candidates for next‐generation nanoelectronics. However, there are fundamental challenges related to their metal–semiconductor (MS) contacts, which limit the performance potential for practical device applications. In this work, 2D monolayer hexagonal boron nitride (h‐BN) is exploited as an ultrathin decorating layer to form a metal–insulator–semiconductor (MIS) contact, and an innovative device architecture is designed as a platform to reveal a novel diode‐like selective enhancement of the carrier transport through the MIS contact. The contact resistance is significantly reduced when the electrons are transported from the semiconductor to the metal, but is barely affected when the electrons are transported oppositely. A concept of carrier collection barrier is proposed to interpret this intriguing phenomenon as well as a negative Schottky barrier height obtained from temperature‐dependent measurements, and the critical role of the collection barrier at the drain end is shown for the overall transistor performance.

    more » « less