skip to main content
Explore Scholarly Publications and Datasets in the NSF-PAR

Title: Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs
A new reference-spur cancelation technique is presented for supply-regulated ring-oscillator-based integer-N phaselocked loops (PLLs). A passive RC filter is used to implement a feed-forward (FF) spur-coupling path to perform spur cancelation at the PLL control signal. The proposed technique achieves a simulated spur cancelation of about 22 dB at the first spur harmonic. The simulated postcancelation spur value is -79 dBc for an oscillator gain of 0.1 GHz/V and -46 dBc for an oscillator gain of 6 GHz/V. Spur cancelation is also robust against large process, voltage, and temperature variations in the gain and bandwidth of the FF path. A 1-GHz integerN PLL prototype in a 65-nm CMOS process has a measured cancelation of 19.5 and 13 dB at the first and the second spur harmonic, respectively, with 320 μW of total power consumption. The PLL prototype has an oscillator gain of 1.5 GHz/V, which results in a postcancelation spur of -53 dBc. The proposed zero-power technique is suitable for low-power PLLs as it achieves a large spur cancelation without requiring any additional power consumption or calibration.
Authors:
; ; ;
Award ID(s):
1705026
Publication Date:
NSF-PAR ID:
10057553
Journal Name:
IEEE transactions on very large scale integration (VLSI) systems
Volume:
26
Issue:
4
Page Range or eLocation-ID:
653-662
ISSN:
1063-8210
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ( , Electronics)
    This paper presents a power-efficient complementary metal-oxide-semiconductor (CMOS) neural signal-recording read-out circuit for multichannel neuromodulation implants. The system includes a neural amplifier and a successive approximation register analog-to-digital converter (SAR-ADC) for recording and digitizing neural signal data to transmit to a remote receiver. The synthetic neural signal is generated using a LabVIEW myDAQ device and processed through a LabVIEW GUI. The read-out circuit is designed and fabricated in the standard 0.5 μμm CMOS process. The proposed amplifier uses a fully differential two-stage topology with a reconfigurable capacitive-resistive feedback network. The amplifier achieves 49.26 dB and 60.53 dB gain within themore »frequency bandwidth of 0.57–301 Hz and 0.27–12.9 kHz to record the local field potentials (LFPs) and the action potentials (APs), respectively. The amplifier maintains a noise–power tradeoff by reducing the noise efficiency factor (NEF) to 2.53. The capacitors are manually laid out using the common-centroid placement technique, which increases the linearity of the ADC. The SAR-ADC achieves a signal-to-noise ratio (SNR) of 45.8 dB, with a resolution of 8 bits. The ADC exhibits an effective number of bits of 7.32 at a low sampling rate of 10 ksamples/s. The total power consumption of the chip is 26.02 μμW, which makes it highly suitable for a multi-channel neural signal recording system.« less
  2. ; ( , 2017 IEEE Latin American Test Symposium (LATS))
    A methodology to secure analog intellectual property (IP) by obfuscating biasing conditions is presented in this paper. Previous research methodologies have focused on protecting digital IP from theft, overproduction, counterfeiting, and Trojan insertion. Analog IP has not been investigated as it does not share the same replicated structures and functionalities used for digital protection. The bias encryption techniques presented in this paper are implemented on a phase locked loop (PLL). The operating frequency of the PLL is masked in the range of 800 MHz to 2.2 GHz with a 40-bit encryption key. The probability of determining the correct key throughmore »brute force attack is 9.095×10-13. The overheads of encrypting the PLL include a 6.3% increase in active area, a 0.89% increase in power consumption, and a 5 dBc/Hz increase in phase noise.« less
  3. ; ; ; ; ( , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems)
    This paper presents a design approach for the modeling and simulation of ultra-low power (ULP) analog computing machine learning (ML) circuits for seizure detection using EEG signals in wearable health monitoring applications. In this paper, we describe a new analog system modeling and simulation technique to associate power consumption, noise, linearity, and other critical performance parameters of analog circuits with the classification accuracy of a given ML network, which allows to realize a power and performance optimized analog ML hardware implementation based on diverse application-specific needs. We carried out circuit simulations to obtain non-idealities, which are then mathematically modeled formore »an accurate mapping. We have modeled noise, non-linearity, resolution, and process variations such that the model can accurately obtain the classification accuracy of the analog computing based seizure detection system. Noise has been modeled as an input-referred white noise that can be directly added at the input. Device process and temperature variations were modeled as random fluctuations in circuit parameters such as gain and cut-off frequency. Nonlinearity was mathematically modeled as a power series. The combined system level model was then simulated for classification accuracy assessments. The design approach helps to optimize power and area during the development of tailored analog circuits for ML networks with the ability to potentially trade power and performance goals while still ensuring the required classification accuracy. The simulation technique also enables to determine target specifications for each circuit block in the analog computing hardware. This is achieved by developing the ML hardware model, and investigating the effect of circuit nonidealities on classification accuracy. Simulation of an analog computing EEG seizure detection block shows a classification accuracy of 91%. The proposed modeling approach will significantly reduce design time and complexity of large analog computing systems. Two feature extraction approaches are also compared for an analog computing architecture.« less
  4. ; ( , 2019 IEEE Texas Symposium on Wireless and Microwave Circuits and Systems (WMCS))
    In this paper, a 4 ×4-element waveguide-aperture array antenna is designed for applications in the 60 GHz band. To simplify the design process of the feed network, instead of using a conventional waveguide power divider, an efficient approach is proposed where the antenna is fed with two layers of back cavities to distribute power uniformly among the array aperture. The connection between cavities is obtained by a set of coupling slots. A standard WR-15 rectangular waveguide is designed to excite the antenna at the input port over the operating frequency. Furthermore, to improve the antenna gain characteristics and reduce size,more »array aperture is loaded with a dielectric plate. The most significant advantage of using this design is its efficient radiation patterns and the ability to decrease complexity of feeding network. Simulated results demonstrate that the antenna gain is larger than 25 dB over the frequency range from 58 to 64 GHz. This high gain antenna combined with the simplicity of feeding network is greatly advantageous to millimeter wave applications.« less
  5. ; ; ; ( , 2019 IEEE International Frequency Control Symposium)
    This paper presents the first voltage-controlled MEMS oscillator (VCMO) based on a Lithium Niobate (LiNbO3) lateral overtone bulk acoustic resonator (LOBAR). The VCMO consists of a LOBAR in a closed loop with 2 amplification stages and a varactor-embedded tunable LC tank. By adjusting the bias voltage applied to the varactor, the tank can be tuned to change the closed-loop gain and phase responses of the oscillator so that the Barkhausen conditions are satisfied for a particular resonance mode. The tank is designed to allow the proposed VCMO to lock to any of the ten overtones ranging from 300 to 500more »MHz. Owing to the high-quality factors of the LiNbO3 LOBAR, the measured VCMO shows a low close-in phase noise of -100 dBc/Hz at 1 kHz offset from a 300 MHz carrier and a noise floor of -153 dBc/Hz while consuming 9 mW. With further optimization, this VCMO can lead to direct radio frequency (RF) synthesis for ultra-low power transceivers in multi-mode Internet-of-Things (IoT) nodes.« less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email