An official website of the United States government
Recent commercial efforts have reestablished the benefits of cooling server modules using direct liquid cooling (DLC) technology. The primary drivers behind this technology are the increase in chip densities and the absolute need to reduce the overall data center power usage. In DLC technology, a cold plate is situated on top of the chip with thermal interface material between the chip and the cold plate. The low thermal resistance path facilitates the use of warm water which helps data centers in replacing the chilled water system by a water side economizer utilizing ambient temperature. This work describes the effort to leverage DLC by employing microchannel cold plates to cool multi-chip modules. The primary objective of this work is to build a sophisticated test rig to characterize the flow and thermal performance of a microchannel cold plate for cooling a two-die chip. This study highlights the challenges of building an experimental setup which simulates a two-die chip package and the approaches taken to overcome the challenges. A parallel channel cold plate is used to benchmark the performance. Tests were conducted for a set of independent variables like flow rate, input power to dice, coolant temperature, flow direction and TIM resistance. The results are presented as PQ curves, specific thermal resistance curves and case temperature distribution reflecting the effect of changing the input variables.
more »
« less
Additive Laser Metal Deposition Onto Silicon for Enhanced Microelectronics Cooling
We previously demonstrated how the Sn3Ag4Ti alloy can robustly bond onto silicon via selective laser melting (SLM). By employing this technology, thermal management devices (e.g., micro-channels, vapor chamber evaporators, heat pipes) can be directly printed onto the electronic package (silicon die) without using thermal interface materials. Under immersion two-phase cooling (pool boiling), we compare the performance of three chip cooling methods (conventional heat sink, bare silicon die and additively manufactured metal micro-fins) under high heat flux conditions (100 W/cm2 ). Heat transfer simulations show a significant reduction in the chip temperature for the silicon micro-fins. Reduction of the chip operating temperature or increase in clock speed are some of the advantages of this technology, which results from the elimination of thermal interface materials in the electronic package. Performance and reliability aspects of this technology are discussed through experiments and computational models.
more »
« less
- PAR ID:
- 10132348
- Date Published:
- Journal Name:
- 2019 IEEE 69th Electronic Components and Technology Conference (ECTC)
- Page Range / eLocation ID:
- 1970 to 1976
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
The increasing prevalence of high-performance computing data centers necessitates the adoption of cutting-edge cooling technologies to ensure the safe and reliable operation of their powerful microprocessors. Two-phase cooling schemes are well-suited for high heat flux scenarios because of their high heat transfer coefficients and their ability to enhance chip temperature uniformity. In this study, we perform experimental characterization and deep learning driven optimization of a commercial two-phase cold plate. The initial working design of the cold plate comprises a fin height of 3mm, fin thickness of 0.1 mm, and a channel width of 0.1 mm.A dielectric coolant, Novec /HFE 7000, was impinged into microchannel fins through impinging jets. A copper block simulated an electronic chip with a surface area of 1˝ × 1˝. The experiment was conducted with three different coolant inlet temperatures of 25◦ C, 36◦ C, and 48◦ C with varying heat flux levels ranging from 7.5 to 73.5 W cm2. The effects of coolant inlet temperatures and flow rate on the thermo-hydraulic performance of the cold plate were explored. In two-phase flow, increasing coolant inlet temperature results in more nucleation sites and improved thermal performance consequently. Thermal resistance drops with flow rate in single-phase flow while it is not affected by flow rate in nucleate boiling region. An improvement in the design of the cold plate was carried out, with the goal of increasing the number of bubble sites and flow velocity at the root fins, by cutting the original fins and creating channels perpendicular to the original channels. Three design parameters, fin height, width of machined channels, and height of short fins preserved through machined channels, were defined. It was observed that widening the machined channels and cutting fins to some point can improve the thermal performance of the cold plate. However, removing fins excessively adversely affects the thermal performance of the cold plate because of loss of heat transfer surface area. Moreover, preserving the short fins through the machined channels decreases thermal resistance as they increase heat transfer surface area and nucleation sites. Furthermore, a deep learning-based compact model is demonstrated for the two-phase cold plate design in the specific range of geometry and flow conditions. The developed compact model is utilized to drive the single and multi-objective optimization to arrive at global optimal results.more » « less
-
Advancements in electronic device fabrication with increasing integration levels have resulted in very high device densities. This has led to higher power dissipation and heat fluxes, increasing integrated circuit (IC) operating temperature. High and nonuniform heat generation degrades device and system performance. Therefore, thermal management to keep ICs within prescribed temperature limits is an important challenge for reliable and economic performance. Cooling techniques, including liquid coolants and air conditioning (AC), have been utilized to remove heat at the package and system level. However, these techniques must overcome high thermal impedances and require complex integration, while global cooling is generally wasteful, inefficient, and expensive. To improve thermal management, we have developed Si microthermoelectric coolers (μTECs) with areas as small 1E−5 cm^2 that can be integrated on -chip near local hot spots using the standard fabrication processes. While Si μTECs cannot achieve low base temperatures, they can actively pump relatively high heat fluxes directly to a heat sink, thus reducing local temperature increases and allowing targeted rather than global waste heat removal. We demonstrate μTECs that can pump up to 43 W/cm^2 of locally generated excess heat with no increase in chip temperature.more » « less
-
The electronics packaging community strongly believes that Moore’s law will continue for another few years due to recent technological efforts to build heterogeneously integrated packages. Heterogeneous integration (HI) can be at the chip level (a single chip with multiple hotspots), in multi-chip modules, or in vertically stacked three-dimensional (3D) integrated circuits. Flux values have increased exponentially with a simultaneous reduction in chip size and a significant increase in performance, leading to increased heat dissipation. The electronics industry and the academic research community have examined various solutions to tackle skyrocketing thermal-management challenges. Embedded cooling eliminates most sequential conduction resistance from the chip to the ambient, unlike separable cold plates/ heat sinks. Although embedding the cooling solution onto an electronic chip results in a high heat transfer potential, technological risks and complexity are still associated with the implementation of these technologies and with uncertainty regarding which technologies will be adopted. This manuscript discusses recent advances in embedded cooling, fluid selection considerations, and conventional, immersion, and additive manufacturing-based embedded cooling technologies.more » « less
-
Abstract Thermal management is the most critical technology challenge for modern electronics. Recent key materials innovation focuses on developing advanced thermal interface of electronic packaging for achieving efficient heat dissipation. Here, for the first time we report a record-high performance thermal interface beyond the current state of the art, based on self-assembled manufacturing of cubic boron arsenide (s-BAs). The s-BAs exhibits highly desirable characteristics of high thermal conductivity up to 21 W/m·K and excellent elastic compliance similar to that of soft biological tissues down to 100 kPa through the rational design of BAs microcrystals in polymer composite. In addition, the s-BAs demonstrates high flexibility and preserves the high conductivity over at least 500 bending cycles, opening up new application opportunities for flexible thermal cooling. Moreover, we demonstrated device integration with power LEDs and measured a superior cooling performance of s-BAs beyond the current state of the art, by up to 45 °C reduction in the hot spot temperature. Together, this study demonstrates scalable manufacturing of a new generation of energy-efficient and flexible thermal interface that holds great promise for advanced thermal management of future integrated circuits and emerging applications such as wearable electronics and soft robotics.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Conference Paper:
- https://doi.org/10.1109/ECTC.2019.00302
