skip to main content

Title: Solution-Processed Organic and ZnO Field-Effect Transistors in Complementary Circuits
The use of high κ dielectrics lowers the operating voltage in organic field-effect transistors (FETs). Polymer ferroelectrics open the path not just for high κ values but allow processing of the dielectric films via electrical poling. Poled ferroelectric dielectrics in p-type organic FETs was seen to improve carrier mobility and reduce leakage current when compared to unpoled devices using the same dielectric. For n-type FETs, solution-processed ZnO films provide a viable low-cost option. UV–ozone-treated ZnO films was seen to improve the FET performance due to the filling of oxygen vacancies. P-type FETs were fabricated using the ferroelectric polymer poly(vinylidene fluoride-trifluoroethylene) (PVDF-TrFE) as the dielectric along with a donor–acceptor polymer based on diketopyrrolopyrrole (DPP-DTT) as the semiconductor layer. The DPP-DTT FETs yield carrier mobilities upwards of 0.4 cm2/Vs and high on/off ratios when the PVDF-TrFE layer is electrically poled. For n-type FETs, UV–ozone-treated sol–gel ZnO films on SiO2 yield carrier mobilities of 10−2 cm2/Vs. DPP-DTT-based p- and ZnO-based n-type FETs were used in a complementary voltage inverter circuit, showing promising characteristic gain. A basic inverter model was used to simulate the inverter characteristics, using parameters from the individual FET characteristics.
Authors:
; ; ;
Award ID(s):
1707588
Publication Date:
NSF-PAR ID:
10249754
Journal Name:
Electronic Materials
Volume:
2
Issue:
2
Page Range or eLocation-ID:
60 to 71
ISSN:
2673-3978
Sponsoring Org:
National Science Foundation
More Like this
  1. High performance polymer dielectrics are a key component for printed electronics. In this work, organo-soluble polymers of intrinsic microporosity (PIMs) are reported for the first time to demonstrate desirable dielectric properties with a high permittivity (or κ ), heat resistance, and low dielectric loss simultaneously. Due to the highly dipolar sulfonyl side groups (4.5 D) and rigid contorted polymer backbone, a sulfonylated PIM (SO 2 -PIM) enabled friction-free rotation of sulfonyl dipoles in the nanopores. As such, an optimal balance between relatively high κ and low dielectric loss is achieved in a broad temperature window (−50–200 °C). For example, the discharged energy density reached 17 J cm −3 with κ = 6.0. The discharge efficiency was 94% at 150 °C/300 MV m −1 and 88% at 200 °C/200 MV m −1 . Furthermore, its application as a high- κ gate dielectric in field effect transistors (FETs) is demonstrated. With the bilayer SO 2 -PIM/SiO 2 gate dielectric, InSe FETs exhibited a high electron mobility in the range of 200–400 cm 2 V −1 s −1 , as compared to 40 cm 2 V −1 s −1 for the bare SiO 2 -gated InSe FET. This study indicates that highly dipolarmore »PIMs with a rigid polymer backbone and large free volume are promising as next generation gate dielectric materials for printed electronics.« less
  2. In recent years, oxide electronics has emerged as one of the most promising new technologies for a variety of electrical and optoelectronic applications, including next-generation displays, solar cells, batteries, and photodetectors. Oxide electronics have a lot of potential because of their high carrier mobilities and ability to be manufactured at low temperatures. However, the preponderance of oxide semiconductors is n-type oxides, limiting present applications to unipolar devices and stifling the development of oxide-based bipolar devices like p-n diodes and complementary metal-oxide–semiconductors. We have contributed to oxide electronics, particularly on transition metal oxide semiconductors of which the cations include In, Zn, Sn and Ga. We have integrated these oxide semiconductors into thin film transistors (TFTs) as active channel layer in light of the unique combination of electronic and optical properties such as high carrier mobility (5-10 cm2/Vs), optical transparency in the visible regime (>~90%) and mild thermal budget processing (200-400°C). In this study, we achieved four different results. The first result is that unlike several previous reports on oxide p-n junctions fabricated exploiting a thin film epitaxial growth technique (known as molecular beam epitaxy, MBE) or a high-powered laser beam process (known as pulsed laser deposition, PLD) that requires ultra-high vacuummore »conditions, a large amount of power, and is limited for large-area processing, we demonstrate oxide-based heterojunction p-n diodes that consist of sputter-synthesized p-SnOx and n-IGZO of which the manufacturing routes are in-line with current manufacturing requirements. The second result is that the synthesized p-SnOx films are devoid of metallic Sn phases (i.e., Sn0 state) with carrier density tuneability and high carrier mobility (> 2 cm2/Vs). The third result is that the charge blocking performance of the metallurgical junction is significantly enhanced by the engineering of trap/defect density of n-IGZO, which is identified using photoelectron microscopy and valence band measurements. The last result is that the resulting oxide-based p-n heterojunction exhibits a high rectification ratio greater than 103 at ±3 V (highest among the sputter-processed oxide junctions), a low saturation current of ~2×10-10 A, and a small turn-on voltage of ~0.5 V. The outcomes of the current study are expected to contribute to the development of p-type oxides and their industrial device applications such as p-n diodes of which the manufacturing routes are in-line with the current processing requirements.« less
  3. Over the two decades, amorphous oxide semiconductors (AOSs) and their thin film transistor (TFT) channel application have been intensely explored to realize high performance, transparent and flexible displays due to their high field effect mobility (μFE=5-20 cm2/Vs), visible range optical transparency, and low temperature processability (25-300 °C).[1-2] The metastable amorphous phase is to be maintained during operation by the addition of Zn and additional third cation species (e.g., Ga, Hf, or Al) as an amorphous phase stabilizer.[3-5] To limit TFT off-state currents, a thin channel layer (10-20 nm) was employed for InZnO (IZO)-based TFTs, or third cations were added to suppress carrier generations in the TFT channel. To resolve bias stress-induced instabilities in TFT performance, approaches to employ defect passivation layers or enhance channel/dielectric interfacial compatibility were demonstrated.[6-7] Metallization contact is also a dominating factor that determines the performance of TFTs. Particularly, it has been reported that high electrical contact resistance significantly sacrifices drain bias applied to the channel, which leads to undesirable power loss during TFT operation and issues for the measurement of TFT field effect mobilities. [2, 8] However, only a few reports that suggest strategies to enhance contact behaviors are available in the literature. Furthermore, the previousmore »approaches (1) require an additional fabrication complexity due to the use of additional treatments at relatively harsh conditions such as UV, plasma, or high temperatures, and (2) may lead to adverse effects on the channel material attributed to the chemical incompatibility between dissimilar materials, and exposures to harsh environments. Therefore, a simple and easy but effective buffer strategy, which does not require any additional process complexities and not sacrifice chemical compatibility, needs to be established to mitigate the contact issues and therefore achieve high performance and low power consumption AOS TFTs. The present study aims to demonstrate an approach utilizing an interfacial buffer layer, which is compositionally homogeneous to the channel to better align work functions between channel and metallization without a significant fabrication complexity and harsh treatment conditions. Photoelectron spectroscopic measurements reveal that the conducting IZO buffer, of which the work function (Φ) is 4.37 eV, relaxes a relatively large Φ difference between channel IZO (Φ=4.81 eV) and Ti (Φ=4.2-4.3 eV) metallization. The buffer is found to lower the energy barrier for charge carriers at the source to reach the effective channel region near the dielectric. In addition, the higher carrier density of the buffer and favorable chemical compatibility with the channel (compositionally the same) further contribute to a significant reduction in specific contact resistance as much as more than 2.5 orders of magnitude. The improved contact and carrier supply performance from the source to the channel lead to an enhanced field effect mobility of up to 56.49 cm2/Vs and a threshold voltage of 1.18 V, compared to 13.41 cm2/Vs and 7.44 V of IZO TFTs without a buffer. The present work is unique in that an approach to lower the potential barrier between the source and the effective channel region (located near the channel/dielectric interface, behaving similar to a buried-channel MOSFET [9]) by introducing a contact buffer layer that enhances the field effect mobility and facilitates carrier supply from the source to the effective channel region.« less
  4. The discovery of oxide electronics is of increasing importance today as one of the most promising new technologies and manufacturing processes for a variety of electronic and optoelectronic applications such as next-generation displays, batteries, solar cells, memory devices, and photodetectors[1]. The high potential use seen in oxide electronics is due primarily to their high carrier mobilities and their ability to be fabricated at low temperatures[2]. However, since the majority of oxide semiconductors are n-type oxides, current applications are limited to unipolar devices, eventually developing oxide-based bipolar devices such as p-n diodes and complementary metal-oxide semiconductors. We have contributed to a wide range of oxide semiconductors and their electronics and optoelectronic device applications. Particularly, we have demonstrated n-type oxide-based thin film transistors (TFT), integrating In 2 O 3 -based n-type oxide semiconductors from binary cation materials to ternary cation species including InZnO, InGaZnO (IGZO), and InAlZnO. We have suggested channel/metallization contact strategies to achieve stable and high TFT performance[3, 4], identified vacancy-based native defect doping mechanisms[5], suggested interfacial buffer layers to promote charge injection capability[6], and established the role of third cation species on the carrier generation and carrier transport[7]. More recently, we have reported facile manufacturing of p-type SnOx throughmore »reactive magnetron sputtering from a Sn metal target[8]. The fabricated p-SnOx was found to be devoid of metallic phase of Sn from x-ray photoelectron spectroscopy and demonstrated stable performance in a fully oxide-based p-n heterojunction together with n-InGaZnO. The oxide-based p-n junctions exhibited a high rectification ratio greater than 10 3 at ±3 V, a low saturation current of ~2x10 -10 , and a small turn-on voltage of -0.5 V. In this presentation, we review recent achievements and still remaining issues in transition metal oxide semiconductors and their device applications, in particular, bipolar applications including p-n heterostructures and complementary metal-oxide-semiconductor devices as well as single polarity devices such as TFTs and memristors. In addition, the fundamental mechanisms of carrier transport behaviors and doping mechanisms that govern the performance of these oxide-based devices will also be discussed. ACKNOWLEDGMENT This work was supported by the U.S. National Science Foundation (NSF) Award No. ECCS-1931088. S.L. and H.W.S. acknowledge the support from the Improvement of Measurement Standards and Technology for Mechanical Metrology (Grant No. 20011028) by KRISS. K.N. was supported by Basic Science Research Program (NRF-2021R11A1A01051246) through the NRF Korea funded by the Ministry of Education. REFERENCES [1] K. Nomura et al. , Nature, vol. 432, no. 7016, pp. 488-492, Nov 25 2004. [2] D. C. Paine et al. , Thin Solid Films, vol. 516, no. 17, pp. 5894-5898, Jul 1 2008. [3] S. Lee et al. , Journal of Applied Physics, vol. 109, no. 6, p. 063702, Mar 15 2011, Art. no. 063702. [4] S. Lee et al. , Applied Physics Letters, vol. 104, no. 25, p. 252103, 2014. [5] S. Lee et al. , Applied Physics Letters, vol. 102, no. 5, p. 052101, Feb 4 2013, Art. no. 052101. [6] M. Liu et al. , ACS Applied Electronic Materials, vol. 3, no. 6, pp. 2703-2711, 2021/06/22 2021. [7] A. Reed et al. , Journal of Materials Chemistry C, 10.1039/D0TC02655G vol. 8, no. 39, pp. 13798-13810, 2020. [8] D. H. Lee et al. , ACS Applied Materials & Interfaces, vol. 13, no. 46, pp. 55676-55686, 2021/11/24 2021.« less
  5. Metal oxide (MO) semiconductor thin films prepared from solution typically require multiple hours of thermal annealing to achieve optimal lattice densification, efficient charge transport, and stable device operation, presenting a major barrier to roll-to-roll manufacturing. Here, we report a highly efficient, cofuel-assisted scalable combustion blade-coating (CBC) process for MO film growth, which involves introducing both a fluorinated fuel and a preannealing step to remove deleterious organic contaminants and promote complete combustion. Ultrafast reaction and metal–oxygen–metal (M-O-M) lattice condensation then occur within 10–60 s at 200–350 °C for representative MO semiconductor [indium oxide (In2O3), indium-zinc oxide (IZO), indium-gallium-zinc oxide (IGZO)] and dielectric [aluminum oxide (Al2O3)] films. Thus, wafer-scale CBC fabrication of IGZO-Al2O3thin-film transistors (TFTs) (60-s annealing) with field-effect mobilities as high as ∼25 cm2V−1s−1and negligible threshold voltage deterioration in a demanding 4,000-s bias stress test are realized. Combined with polymer dielectrics, the CBC-derived IGZO TFTs on polyimide substrates exhibit high flexibility when bent to a 3-mm radius, with performance bending stability over 1,000 cycles.