Silicon carbide (SiC) MOSFET features low switching loss and it is advantageous in high switching frequency application, but the manufacture per Ampere cost is approximately five times higher than the silicon (Si) IGBT. Therefore, by paralleling Si IGBT and SiC MOSFET together, a trade-off between cost and loss is achieved. In this paper, a four control freedoms active gate driver (AGD) including turn-on delay, turn-off delay, and two independent gate voltages, is proposed to optimize the performance of the paralleled device. By adjusting these four control freedoms, optimal operation for paralleled device can be obtained. Moreover, the proposed AGD can dynamically adjust the current ratio between two paralleled devices, which can help achieve thermal balance between two devices and improve system reliability. Double pulse test (DPT) experimental results are presented and analyzed to validate the effectiveness of the proposed AGD for paralleled Si IGBT and SiC MOSFET application.
more »
« less
Multi-level Active Gate Driver for SiC MOSFETs with Paralleling Operation
Abstract—Wide band gap (WBG) devices, like silicon carbide (SiC) MOSFET has gradually replaced the traditional silicon counterpart due to their advantages of high operating temperature and fast switching speed. Paralleling operations of SiC MOSFETs are unavoidable in high power applications in order to meet the system current requirement. However, parasitics mismatches among different paralleling devices would cause current unbalance issues, which would reduce the system reliability and maximum current capability. Thus, to achieve current balancing operation, this paper proposes a
solution of using multi-level active gate driver, where the dynamic current sharing during turn-on and turn-off processes are achieved by adjusting the delays, intermediate turn-on and turn-off voltages. The static current sharing is maintained by regulating the static turn-on gate voltage, where the on-state resistance mismatch between different devices can be
compensated. A double pulse test setup with two different SiC MOSFETs is built to emulate the scenario of worst case application with large differences of threshold voltage and on-state resistance. The experimental results demonstrate that the proposed active gate driver can achieve both dynamic and static current sharing operations for SiC MOSFETs with paralleling operation. Moreover, the system control diagram is discussed. Simulation studies are conducted to achieve closed-loop control of the paralleled SiC MOSFETs with the aid of the active gate driver approach.
more »
« less
- Award ID(s):
- 1939144
- NSF-PAR ID:
- 10317623
- Date Published:
- Journal Name:
- IEEE 22nd Workshop on Control and Modelling of Power Electronics (COMPEL)IEEE 22nd Workshop on Control and Modelling of Power Electronics (COMPEL)
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Due to its fast switching speed, the voltage sharing of series-connected SiC MOSFETs is more sensitive to the parasitic components from the power modules and the system, which results in more challenges for voltage balancing control. For two series-connected SiC MOSFETs realized by one half-bridge module, the detailed analysis and measurement indicate that the unbalanced parasitic capacitors inside the power module comprise the dominant factor causing the difference of turn-off dv/dt. In this paper, the traditional gate turn-off delay-time control is first used as an example to analyze the limitation of the existing active voltage balancing (AVB) control methods under AC load current: 1) AVB control has a limitation to adjust delay time accurately under AC current; 2) the voltage imbalance of the body diodes cannot be solved by AVB control. To achieve voltage balancing control of series-connected SiC MOSFETs and body diodes, this paper proposes a new two-part hybrid approach: 1) passive dv/dt compensation: one small compensation capacitor is applied to balance the non-uniform distribution of parasitic capacitors inside the power module, so the series-connected MOSFETs can have the same turn-off dv/dt; 2) active gate signal turn-off time adjustment: a closed-loop delay time control is applied to compensate the gate signal mismatch of MOSFETs. To verify the proposed balancing approach, a single-phase pump-back test is conducted to show the improvement of voltage sharing of both MOSFETs and body diodes.more » « less
-
Wide band gap (WBG) devices have been widely applied in industrial applications owning to their advantages of low switching loss, low on-stage voltage drop, and high operating temperature. Paralleling operation of power devices/modules is attractive due to its cost-effective and high power characteristics. In applications require very high current capability, paralleling operation of off-the-shelf power devices/modules becomes the only choice. However, current balancing operation of individual power device/module becomes difficult due to the differences of circuit parasitics. To investigate the device/module and circuit parasitics influences on the current sharing performance, in this article, a subcircuit model was built in MATLAB. Comprehensive comparisons and analysis are performed, which can provide guidance for engineers when designing the system with paralleling devices/modules. Moreover, the solutions to achieve current balancing operating are proposed with the aid of active gate driver. Experiment results are presented and analyzed to validate the effectiveness of current sharing solutions.more » « less
-
Wide band gap (WBG) devices feature high switching frequency operation and low switching loss. They have been widely adopted in tremendous applications. Nevertheless, the manufacture cost for SiC MOSFET greater than that of the Si IGBT. To achieve a trade off between cost and efficiency, the hybrid switch, which includes the paralleling operation of Si IGBT and SiC MOSFET, is proposed. In this article, an active gate driver is used for the hybrid switch to optimize both the switching and thermal performances. The turn-on and turn-off delays between two individual switches are controlled to minimize the switching loss of traditional Si IGBT. In this way, a higher switching frequency operation can be achieved for the hybrid switch to improve the converter power density. On the other hand, the gate source voltages are adjusted to achieve an optimized thermal performance between two individual switches, which can improve the reliability of the hybrid switch. The proposed active gate driver for hybrid switch is validated with a 2 kW Boost converter.more » « less
-
The traditional von Neumann architecture limits the increase in computing efficiency and results in massive power consumption in modern computers due to the separation of storage and processing units. The novel neuromorphic computation system, an in-memory computing architecture with low power consumption, is aimed to break the bottleneck and meet the needs of the next generation of artificial intelligence (AI) systems. Thus, it is urgent to find a memory technology to implement the neuromorphic computing nanosystem. Nowadays, the silicon-based flash memory dominates non-volatile memory market, however, it is facing challenging issues to achieve the requirements of future data storage device development due to the drawbacks, such as scaling issue, relatively slow operation speed, and high voltage for program/erase operations. The emerging resistive random-access memory (RRAM) has prompted extensive research as its simple two-terminal structure, including top electrode (TE) layer, bottom electrode (BE) layer, and an intermediate resistive switching (RS) layer. It can utilize a temporary and reversible dielectric breakdown to cause the RS phenomenon between the high resistance state (HRS) and the low resistance state (LRS). RRAM is expected to outperform conventional memory device with the advantages, notably its low-voltage operation, short programming time, great cyclic stability, and good scalability. Among the materials for RS layer, indium gallium zinc oxide (IGZO) has shown attractive prospects in abundance and high atomic diffusion property of oxygen atoms, transparency. Additionally, its electrical properties can be easily modulated by controlling the stoichiometric ratio of indium and gallium as well as oxygen potential in the sputter gas. Moreover, since the IGZO can be applied to both the thin-film transistor (TFT) channel and RS layer, it has a great potential for fully integrated transparent electronics application. In this work, we proposed amorphous transparent IGZO-based RRAMs and investigated switching behaviors of the memory cells prepared with different top electrodes. First, ITO was choosing to serve as both TE and BE to achieve high transmittance. A multi-target magnetron sputtering system was employed to deposit all three layers (TE, RS, BE layers) on glass substrate. I-V characteristics were evaluated by a semiconductor parameter analyzer, and the bipolar RS feature of our RRAM devices was demonstrated by typical butterfly curves. The optical transmission analysis was carried out via a UV-Vis spectrometer and the average transmittance was around 80% out of entire devices in the visible-light wavelength range, implying high transparency. We adjusted the oxygen partial pressure during the sputtering of IGZO to optimize the property because the oxygen vacancy concentration governs the RS performance. Electrode selection is crucial and can impact the performance of the whole device. Thus, Cu TE was chosen for our second type of device because the diffusion of Cu ions can be beneficial for the formation of the conductive filament (CF). A ~5 nm SiO 2 barrier layer was employed between TE and RS layers to confine the diffusion of Cu into the RS layer. At the same time, this SiO 2 inserting layer can provide an additional interfacial series resistance in the device to lower the off current, consequently, improve the on/off ratio and whole performance. Finally, an oxygen affinity metal Ti was selected as the TE for our third type of device because the concentration of the oxygen atoms can be shifted towards the Ti electrode, which provides an oxygengettering activity near the Ti metal. This process may in turn lead to the formation of a sub-stoichiometric region in the neighboring oxide that is believed to be the origin of better performance. In conclusion, the transparent amorphous IGZO-based RRAMs were established. To tune the property of RS layer, the sputtering conditions of RS were varied. To investigate the influence of TE selections on switching performance of RRAMs, we integrated a set of TE materials, and a barrier layer on IGZO-based RRAM and compared the switch characteristics. Our encouraging results clearly demonstrate that IGZO is a promising material in RRAM applications and breaking the bottleneck of current memory technologies.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Conference Paper:
- https://doi.org/10.1109/COMPEL52922.2021.9645994
