A study of the longitudinal changes in multiple cerebrospinal fluid and volumetric magnetic resonance imaging biomarkers on converter and non‐converter Alzheimer's disease subjects with consideration for their amyloid beta status
More Like this
-
This paper investigates integration of distributed energy resources (DERs) in microgrids (MGs) through two-stage power conversion structures consisting of DC-DC boost converter and DC-AC voltage source converter (VSC) subsystems. In contrast to existing investigations that treated DC-link voltage as an ideal constant voltage, this paper considers the non-ideal dynamic coupling between both subsystems for completeness and higher accuracy, which introduces additional DC-side dynamics to the VSC. The analysis shows parameters of the boost converter's power model that impact stability through the DC-link. Carefully selecting these parameters can mitigate this effect on stability and improve dynamic performance across the DC-link. Hence, an optimization framework is developed to facilitate in selecting adequate boost converter parameters in designing a stable voltage source converter-based microgrid (VSC-MG). The developed optimization framework, based on particle swarm optimization, considers dynamic coupling between both subsystems and is also effective in avoiding inadequate boost converter parameters capable of propagating instability through the DC-link to the VSC. Simulations are performed with MATLAB/Simulink to validate theoretical analyses.more » « less
-
null (Ed.)In this paper, a new method helps compare and analysis different topology is proposed. Also, a new method that can analyze and derive the minimum device power loss for the resonant switched capacitor topology is developed. By applying total semiconductor power loss index (TSLI), the optimum total die size needed for the specific topology with fixed power level and switching frequency can be calculated. Thus, the minimum device power loss can be reached at same time. Besides, TSLI can also help to determine which topology has a lower semiconductor device power loss when operating under same condition.more » « less