skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Large-area photonic lift-off process for flexible thin-film transistors
Abstract Fabricating flexible electronics on plastic is often limited by the poor dimensional stability of polymer substrates. To mitigate, glass carriers are used during fabrication, but removing the plastic substrate from a carrier without damaging the electronics remains challenging. Here we utilize a large-area, high-throughput photonic lift-off (PLO) process to rapidly separate polymer films from rigid carriers. PLO uses a 150 µs pulse of broadband light from flashlamps to lift-off functional thin films from glass carrier substrates coated with a light absorber layer (LAL). Modeling indicates that the polymer/LAL interface reaches above 800 °C during PLO, but the top surface of the PI remains below 120 °C. An array of indium zinc oxide (IZO) thin-film transistors (TFTs) was fabricated on a polyimide substrate and photonically lifted off from the glass carrier. The TFT mobility was unchanged by PLO. The flexible TFTs were mechanically robust, with no reduction in mobility while flexed.  more » « less
Award ID(s):
1710008 2011401
PAR ID:
10363423
Author(s) / Creator(s):
; ; ; ;
Publisher / Repository:
Nature Publishing Group
Date Published:
Journal Name:
npj Flexible Electronics
Volume:
6
Issue:
1
ISSN:
2397-4621
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; (, ACS applied materials interfaces)
    null (Ed.)
    A microsecond time-scale photonic lift-off (PLO) process was used to fabricate mechanically flexible photovoltaic devices (PVs) with a total thickness of less than 20 μm. PLO is a rapid, scalable photothermal technique for processing extremely thin, mechanically flexible electronic and optoelectronic devices. PLO is also compatible with large-area devices, roll-to-roll processing, and substrates with low temperature compatibility. As a proof of concept, PVs were fabricated using CuInSe2 nanocrystal ink deposited at room temperature under ambient conditions on thin, plastic substrates heated to 100 °C. It was necessary to prevent cracking of the brittle top contact layer of indium tin oxide (ITO) during lift-off, either by using a layer of silver nanowires (AgNW) as the top contact or by infusing the ITO layer with AgNW. This approach could generally be used to improve the mechanical versatility of current collectors in a variety of ultrathin electronic and optoelectronic devices requiring a transparent conductive contact layer. 
    more » « less
  2. ; ; ; ; (, Advanced Electronic Materials)
    Abstract To exploit their charge transport properties in transistors, semiconducting carbon nanotubes must be assembled into aligned arrays comprised of individualized nanotubes at optimal packing densities. However, achieving this control on the wafer‐scale is challenging. Here, solution‐based shear in substrate‐wide, confined channels is investigated to deposit continuous films of well‐aligned, individualized, semiconducting nanotubes. Polymer‐wrapped nanotubes in organic ink are forced through sub‐mm tall channels, generating shear up to 10 000 s−1uniformly aligning nanotubes across substrates. The ink volume and concentration, channel height, and shear rate dependencies are elucidated. Optimized conditions enable alignment within a ±32° window, at 50 nanotubes µm−1, on 10 × 10 cm2substrates. Transistors (channel length of 1–5 µm) are fabricated parallel and perpendicular to the alignment. The parallel transistors perform with 7× faster charge carrier mobility (101 and 49 cm2V−1s−1assuming array and parallel‐plate capacitances, respectively) with high on/off ratio of 105. The spatial uniformity varies ±10% in density, ±2° in alignment, and ±7% in mobility. Deposition occurs within seconds per wafer, and further substrate scaling is viable. Compared to random networks, aligned nanotube films promise to be a superior platform for applications including sensors, flexible/stretchable electronics, and light emitting and harvesting devices. 
    more » « less
  3. ; ; ; ; ; ; ; (, Advanced Functional Materials)
    Abstract The challenge of fabricating transparent and conductive (T/C) films and patterns for applications in flexible electronics, touch screens, solar cells, and smart windows remains largely unsolved. Traditional fabrication techniques are complex, costly, time‐consuming, and struggle to achieve the necessary precision and accuracy over electronic and optical properties. Here, hypersurface photolithography (HP), which integrates microfluidics, a digital micromirror device, and photochemical surface‐initiated polymerizations is used to create polymer brush patterns. The high‐throughput optimization enabled by HP provides conditions to fabricate patterns composed of cross‐linked polymer brushes containing Au‐binding 2‐vinylpyrrolidine (2VP) groups with precise control over the height and the composition at each pixel. Au nanoparticles (AuNPs) are incorporated into the polymer brush patterns through in situ reduction of Au ions, resulting in T/C composite AuNP/polymer brush patterns. The sheet resistance at 100 mA of a 2VP‐AuNP‐functionalized patterns on a glass substrate is 0.42 Ω sq−1with 86% transmittance of visible light. Additional patterns demonstrate multiplexing by copatterning rhodamine B functionalized fluorescent polymer brushes and AuNP/polymer brush conductive domains. This work solves the challenge of creating T/C films by forming metal‐polymer composites from polymer brush patterns, offering a scalable solution for electronic and optical device development and fabrication. 
    more » « less
  4. ; ; ; ; ; (, Molecular Systems Design & Engineering)
    The multiscale morphology and device performance of printed semiconducting polymers are highly sensitive to the substrate/ink interfacial properties during solution coating. There is an urgent need for general design rules correlating the substrate properties and conjugated polymer (CP) morphology, which do not yet exist. Dynamic surfaces are particularly promising for templating highly crystalline and highly aligned conjugated polymer thin films and have been shown in recent studies. Herein, we implement the dynamic-templating method using a series of liquid-infused nanoporous substrates as a tool to study the impact of template reconfigurability and chemistry on the multiscale morphology of conjugated polymer thin films, using a high performing donor–acceptor polymer (DPP-BTz) as a model compound. By quantifying the enthalpy of adsorption, we demonstrate that the strength of template–CP interactions directly measures the effectiveness of dynamic surfaces in promoting conjugated polymer crystallization and alignment. We further show that the enthalpy of interactions increases by enhancing the template dynamics and is sensitively modulated by template chemistry. Specifically, increasing the template–CP interactions leads to a larger domain size and higher degree of crystallinity in templated conjugated polymer thin films prepared by meniscus-guided solution coating. This observation validates our hypothesis that dynamic templates function by promoting the nucleation of conjugated polymers. We also demonstrate that such dynamic-template-dependent morphology is independent of coating speed. Notably, the enhanced morphological properties modulate the charge carrier mobility in field-effect transistors (FETs) over an order of magnitude reaching a hole mobility of 2.8 cm 2 V −1 s −1 . This work is a significant step towards establishing general guidelines on how the substrate–ink interfacial properties influence morphology and performance of solution coated CP thin films. 
    more » « less
  5. ; ; ; ; ; ; ; ; ; (, Science)
    Although high-temperature operation (i.e., beyond 150°C) is of great interest for many electronics applications, achieving stable carrier mobilities for organic semiconductors at elevated temperatures is fundamentally challenging. We report a general strategy to make thermally stable high-temperature semiconducting polymer blends, composed of interpenetrating semicrystalline conjugated polymers and high glass-transition temperature insulating matrices. When properly engineered, such polymer blends display a temperature-insensitive charge transport behavior with hole mobility exceeding 2.0 cm2/V·s across a wide temperature range from room temperature up to 220°C in thin-film transistors. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email