An official website of the United States government
Abstract 2D layered semiconductors have attracted considerable attention for beyond‐Si complementary metal‐oxide‐semiconductor (CMOS) technologies. They can be prepared into ultrathin channel materials toward ultrascaled device architectures, including double‐gate field‐effect‐transistors (DGFETs). This work presents an experimental analysis of DGFETs constructed from chemical vapor deposition (CVD)‐grown monolayer (1L) molybdenum disulfide (MoS2) with atomic layer deposition (ALD) of hafnium oxide (HfO2) high‐k gate dielectrics (top and bottom). This extends beyond previous studies of DGFETs based mostly on exfoliated (few‐nm thick) MoS2flakes, and advances toward large‐area wafer‐scale processing. Here, significant improvements in performance are obtained with DGFETs (i.e., improvements in ON/OFF ratio, ON‐state current, sub‐threshold swing, etc.) compared to single top‐gate FETs. In addition to multi‐gate device architectures (e.g., DGFETs), the scaling of the equivalent oxide thickness (EOT) is crucial toward improved electrostatics required for next‐generation transistors. However, the impact of EOT scaling on the characteristics of CVD‐grown MoS2DGFETs remains largely unexplored. Thus, this work studies the impact of EOT scaling on subthreshold swing (SS) and gate hysteresis using current–voltage (I–V) measurements with varying sweep rates. The experimental analysis and results elucidate the basic mechanisms responsible for improvements in CVD‐grown 1L‐MoS2DGFETs compared to standard top‐gate FETs.
more »
« less
Heterogeneous Integration of Atomically Thin Semiconductors for Non‐von Neumann CMOS
Abstract Atomically thin, 2D, and semiconducting transition metal dichalcogenides (TMDs) are seen as potential candidates for complementary metal oxide semiconductor (CMOS) technology in future nodes. While high‐performance field effect transistors (FETs), logic gates, and integrated circuits (ICs) made from n‐type TMDs such as MoS2and WS2grown at wafer scale have been demonstrated, realizing CMOS electronics necessitates integration of large area p‐type semiconductors. Furthermore, the physical separation of memory and logic is a bottleneck of the existing CMOS technology and must be overcome to reduce the energy burden for computation. In this article, the existing limitations are overcome and for the first time, a heterogeneous integration of large area grown n‐type MoS2and p‐type vanadium doped WSe2FETs with non‐volatile and analog memory storage capabilities to achieve a non–von Neumann 2D CMOS platform is introduced. This manufacturing process flow allows for precise positioning of n‐type and p‐type FETs, which is critical for any IC development. Inverters and a simplified 2‐input‐1‐output multiplexers and neuromorphic computing primitives such as Gaussian, sigmoid, and tanh activation functions using this non–von Neumann 2D CMOS platform are also demonstrated. This demonstration shows the feasibility of heterogeneous integration of wafer scale 2D materials.
more »
« less
- PAR ID:
- 10369894
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Small
- Volume:
- 18
- Issue:
- 33
- ISSN:
- 1613-6810
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract 2D transition metal dichalcogenide (TMD) layered materials are promising for future electronic and optoelectronic applications. The realization of large‐area electronics and circuits strongly relies on wafer‐scale, selective growth of quality 2D TMDs. Here, a scalable method, namely, metal‐guided selective growth (MGSG), is reported. The success of control over the transition‐metal‐precursor vapor pressure, the first concurrent growth of two dissimilar monolayer TMDs, is demonstrated in conjunction with lateral or vertical TMD heterojunctions at precisely desired locations over the entire wafer in a single chemical vapor deposition (VCD) process. Owing to the location selectivity, MGSG allows the growth of p‐ and n‐type TMDs with spatial homogeneity and uniform electrical performance for circuit applications. As a demonstration, the first bottom‐up complementary metal‐oxide‐semiconductor inverter based on p‐type WSe2and n‐type MoSe2is achieved, which exhibits a high and reproducible voltage gain of 23 with little dependence on position.more » « less
-
Abstract Source/Drain extension doping is crucial for minimizing the series resistance of the ungated channel and reducing the contact resistance of field‐effect transistors (FETs) in complementary metal–oxide–semiconductor (CMOS) technology. 2D semiconductors, such as MoS2and WSe2, are promising channel materials for beyond‐silicon CMOS. A key challenge is to achieve extension doping for 2D monolayer FETs without damaging the atomically thin material. This work demonstrates extension doping with low‐resistance contacts for monolayer WSe2p‐FETs. Self‐limiting oxidation transforms a bilayer WSe2into a hetero‐bilayer of a high‐work‐function WOxSeyon a monolayer WSe2. Then, damage‐free nanolithography defines an undoped nano‐channel, preserving the high on‐current of WOxSey‐doped FETs while significantly improving their on/off ratio. The insertion of an amorphous WOxSeyinterlayer under the contacts achieves record‐low contact resistances for monolayer WSe2over a hole density range of 1012to 1013cm−2(1.2 ± 0.3 kΩ µm at 1013cm−2). The WOxSey‐doped extension exhibits a sheet resistance as low as 10 ± 1 kΩ □−1. Monolayer WSe2p‐FETs with sub‐50 nm channel lengths reach a maximum drain current of 154 µA µm−1with an on/off ratio of 107–108. These results define strategies for nanometer‐scale selective‐area doping in 2D FETs and other 2D architectures.more » « less
-
Atomically thin 2D transition metal dichalcogenides (TMDs), such as MoS2, are promising candidates for nanoscale photonics because of strong light–matter interactions. However, Fermi‐level pinning due to metal‐induced gap states (MIGS) at the metal–monolayer (1L)‐MoS2interface limits the application of optoelectronic devices based on conventional metals due to high contact resistance. On the other hand, a semimetal–TMD–semimetal device can overcome this limitation, where the MIGS are sufficiently suppressed allowing ohmic contacts. Herein, the optoelectronic performance of a bismuth–1L‐MoS2–bismuth device with ohmic electrical contacts and extraordinary optoelectronic properties is demonstrated. To address the wafer‐scale production, full coverage 1L‐MoS2grown by chemical vapor deposition. High photoresponsivity of 300 A W−1at wavelength 400 nm measured at 77 K, which translates into an external quantum efficiency (EQE) ≈1000 or 105%, is measured. The 90% rise time of the devices at 77 K is 0.1 ms, suggesting they can operate at the speed of ≈10 kHz. High‐performance broadband photodetector with spectral coverage ranging from 380 to 1000 nm is demonstrated. The combination of large‐array device fabrication, high sensitivity, and high‐speed response offers great potential for applications in photonics, including integrated optoelectronic circuits.more » « less
-
Abstract Bayesian networks (BNs) find widespread application in many real-world probabilistic problems including diagnostics, forecasting, computer vision, etc. The basic computing primitive for BNs is a stochastic bit (s-bit) generator that can control the probability of obtaining ‘1’ in a binary bit-stream. While silicon-based complementary metal-oxide-semiconductor (CMOS) technology can be used for hardware implementation of BNs, the lack of inherent stochasticity makes it area and energy inefficient. On the other hand, memristors and spintronic devices offer inherent stochasticity but lack computing ability beyond simple vector matrix multiplication due to their two-terminal nature and rely on extensive CMOS peripherals for BN implementation, which limits area and energy efficiency. Here, we circumvent these challenges by introducing a hardware platform based on 2D memtransistors. First, we experimentally demonstrate a low-power and compact s-bit generator circuit that exploits cycle-to-cycle fluctuation in the post-programmed conductance state of 2D memtransistors. Next, the s-bit generators are monolithically integrated with 2D memtransistor-based logic gates to implement BNs. Our findings highlight the potential for 2D memtransistor-based integrated circuits for non-von Neumann computing applications.more » « less
