skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: One-Bit Massive MIMO Precoding for Frequency-Selective Fading Channels
One-bit digital-to-analog converters (DACs) are a practical and promising solution for reducing cost and power consumption in massive multiple-input multiple-output (MIMO) systems. However, the one-bit precoding problem is NP-hard and even more challenging in frequency-selective fading channels compared to the flat-fading scenario. While block-wise processing (BWP) can effectively address the inter-symbol-interference (ISI) in frequency-selective fading channels, its computational complexity and processing delay can be too high for practical implementation. An alternative solution to alleviate the processing complexity and delay issues is symbol-wise processing (SWP) which sequentially designs the transmit signals. However, existing SWP work leaves unwanted interference for later signal designs. In this paper, we propose an SWP approach which can efficiently address the ISI even at the symbol rate. The idea is to design the transmit signal to not only be beneficial for its time slot, but also to provide constructive interference for subsequent symbols. We develop two active ISI processing methods that significantly outperform a conventional approach, one of which that even outperforms the BWP approach at low SNR.  more » « less
Award ID(s):
2008724
PAR ID:
10465490
Author(s) / Creator(s):
; ; ;
Date Published:
Journal Name:
Proceedings of the 2023 IEEE Statistical Signal Processing Workshop (SSP)
Page Range / eLocation ID:
324 to 328
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; (, 2018 26th European Signal Processing Conference (EUSIPCO))
    In this paper, we focus on the multiuser massive multiple-input single-output (MISO) downlink with low-cost 1-bit digital-to-analog converters (DACs) for PSK modulation, and propose a low-complexity refinement process that is applicable to any existing 1-bit precoding approaches based on the constructive interference (CI) formulation. With the decomposition of the signals along the detection thresholds, we first formulate a simple symbol-scaling method as the performance metric. The low-complexity refinement approach is subsequently introduced, where we aim to improve the introduced symbol-scaling performance metric by modifying the transmit signal on one antenna at a time. Numerical results validate the effectiveness of the proposed refinement method on existing approaches for massive MIMO with 1-bit DACs, and the performance improvements are most significant for the low-complexity quantized zero-forcing (ZF) method. 
    more » « less
  2. ; ; ; (, IEEE)
    This paper focuses on the analysis and optimization of a class of linear one-bit precoding schemes for a downlink massive MIMO system under Rayleigh fading channels. The considered class of linear one-bit precoding is fairly general, including the well-known matched filter (MF) and zero-forcing (ZF) precoding schemes as special cases. Our analysis is based on an asymptotic framework where the numbers of transmit antennas and users in the system grow to infinity with a fixed ratio. We show that, under the asymptotic assumption, the symbol error probability (SEP) of the considered linear one-bit precoding schemes converges to that of a scalar “signal plus independent Gaussian noise” model. This result enables us to provide accurate predictions for the SEP of linear one-bit precoding. Additionally, we also derive the optimal linear one-bit precoding scheme within the considered class based on our analytical results. Simulation results demonstrate the excellent accuracy of the SEP prediction and the optimality of the derived precoder. 
    more » « less
  3. ; ; (, The Journal of the Acoustical Society of America)
    This paper presents a new turbo decision feedback equalizer and decoder (TDFED) for the orthogonal time-frequency space (OTFS) system of underwater mobile acoustic communications where the communication channel suffers from severe multipath and Doppler effects simultaneously. The proposed TDFED employs a set of feedforward and feedback filters in the time domain instead of the common approach that employs a normalized least mean square equalizer in the delay-Doppler domain. The receiver also utilizes low-complexity improved proportionate normalized least mean square channel estimation in the delay-Doppler domain. Practical OTFS modulation schemes are designed for acoustic transmission at a center frequency of 115 kHz and a symbol rate of 11.5 ksps (kilo-symbols-per-second). Several lake experiments in mobile communication scenarios are conducted to evaluate the proposed OTFS in comparison to the single-carrier coherent modulation (SCCM) and the orthogonal frequency division modulation (OFDM) schemes. The experimental results demonstrate that the proposed OTFS receiver effectively reduces the accuracy requirements of the Doppler compensation algorithm compared to the SCCM and OFDM schemes. The proposed TDFED algorithm achieves a much better bit error rate against long-multipath fading and severe Doppler shift than the existing delay-Doppler domain equalizers. 
    more » « less
  4. ; (, Ocean)
    null (Ed.)
    This paper proposes a low-latency FPGA implemen-tation for Turbo equalization to combat very long multipathfading channels where the Intersymbol-interference (ISI) channellength is on the order of 100 taps. Turbo equalization is essentialfor such severe multipath channels, but exhibits very large latencyand high computational complexity due to its sequential anditerative data processing on large-scale matrix arithmetic. Thispaper proposes an FPGA acceleration architecture to exploitthe Hermitian symmetric property of the channel Gram matrixand convolutional nature of Sequential Interference Cancellation(SIC), and successfully implements a linear Turbo equalizerof 100 taps on a Xilinx Zynq UltraScale+ MPSoC ZCU102Evaluation Kit. The architecture is able to support two turboiterations for a 1024-symbol block size and achieve 200 kilo-symbols-per-second (ksps) transmission rate. 
    more » « less
  5. ; ; (, Optics Express)
    In this paper we theoretically and experimentally demonstrate a novel adaptation of independent component analysis (ICA) for compensation of both cross-polarization and inter-symbol interference in a direct-detection link using Stokes vector modulation (SVM). SVM systems suffer from multiple simultaneous impairments that can be difficult to resolve with conventional optical channel DSP techniques. The proposed method is based on a six-dimensional adaptation of ICA that simultaneously de-rotates the SVM constellation, corrects distortion of constellation shape, and mitigates inter-symbol interference (ISI) at high symbol rates. Experimental results at 7.5 Gb/s and 15Gb/s show that the newly developed ICA-based equalizer achieves power penalties below ∼1 dB, compared to the ideal theoretical bit-error rate (BER) curves. At 30-Gb/s, where ISI is more severe, ICA still enables polarization de-rotation and BER < 10−5before error correction. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email