skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Analysis of Discrete-Time Integrating Amplifiers as an Alternative to Continuous-Time Amplifiers in Broadband Receivers
Recent advancements in low power and low noise front-end amplifiers have made it possible to support high-speed data transmission within the deep roll-off regions of conventional wireline channels. Despite being primarily limited by inter-symbol-interference (ISI), these legacy channels also require power-consuming front-end amplifiers due to increased insertion-loss at high frequencies. Wireline-like broadband channels, such as proximity communication and human-body-communication (HBC), as well as multi-lane, densely-packed channels, are further constrained by their high loss and unique channel responses which cause the received signal to be noise-limited. To address these challenges, this paper proposes the use of a discrete-time integrating amplifier as a low power <1 pJ/b using 65nm CMOS up to 5-6 Gb/s) alternative to traditional continuous-time front-end amplifiers. Integrating amplifiers also reduce the effects of noise due to its inherent current integrating process. The paper provides a detailed mathematical analysis of gain of two conventional and three novel and improved integrating amplifiers, accurate input referred noise estimations, signal-to-noise ratio, and a comparison of the integrating amplifier’s performance with that of a low-noise amplifier. The analysis identifies the most optimum integrator architecture and provides comparison with simulated results. This paper also develops theoretical expressions and provides in-depth understanding of input referred noise, while supporting them by simulations using 65nm CMOS technology node. Finally, a comparative analysis between low-noise amplifier and discrete-time integrating amplifier is presented to demonstrate power and noise benefits for both legacy and wireline-like channels, while providing an easier design space as integrator provides two-dimensional controllability for gain.  more » « less
Award ID(s):
1944602
PAR ID:
10541376
Author(s) / Creator(s):
;
Publisher / Repository:
IEEE
Date Published:
Journal Name:
IEEE Open Journal of Circuits and Systems
Volume:
4
ISSN:
2644-1225
Page Range / eLocation ID:
347 to 362
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; ; ; ; ; ; et al (, Applied Physics Letters)
    We demonstrate a high dynamic range Josephson parametric amplifier (JPA) in which the active nonlinear element is implemented using an array of rf-SQUIDs. The device is matched to the 50 Ω environment with a Klopfenstein-taper impedance transformer and achieves a bandwidth of 250–300 MHz with input saturation powers up to −95 dBm at 20 dB gain. A 54-qubit Sycamore processor was used to benchmark these devices, providing a calibration for readout power, an estimation of amplifier added noise, and a platform for comparison against standard impedance matched parametric amplifiers with a single dc-SQUID. We find that the high power rf-SQUID array design has no adverse effect on system noise, readout fidelity, or qubit dephasing, and we estimate an upper bound on amplifier added noise at 1.6 times the quantum limit. Finally, amplifiers with this design show no degradation in readout fidelity due to gain compression, which can occur in multi-tone multiplexed readout with traditional JPAs. 
    more » « less
  2. ; ; ; ; (, Custom Integrated Circuits Conference)
    An ultra-low-power gesture and gait classification SoC is presented for rehabilitation application featuring (1) mixed-signal feature extraction and integrated low-noise amplifier eliminating expensive ADC and digital feature extraction, (2) an integrated distributed deep neural network (DNN) ASIC supporting a scalable multi-chip neural network for sensor fusion with distortion resiliency for low-cost front end modules, (3) onchip learning of DNN engine allowing in-situ training of user specific operations. A 12-channel 65nm CMOS test chip was fabricated with 1μW power per channel, less than 3ms computation latency, on-chip training for user-specific DNN model and multi-chip networking capability. 
    more » « less
  3. ; ; ; (, IEEE 48th European Solid State Circuits Conference (ESSCIRC))
    This paper presents a nonuniform sampling technique for measuring the lifetime of luminescent materials for oxygen sensing. The system features a switched-capacitor circuit to implement fixed-voltage steps for quantization, enabling long integration times without saturating the front-end amplifier. A control circuit automatically tunes the light emitting diode (LED) excitation pulses to avoid overpowering or starving the front end as photodiode current varies with changes in the partial pressure of oxygen. Time gating of the front-end integrator removes the need for optical filtering. The analog front end (AFE) has a gain bandwidth product of 10 MHz and an input-referred noise of 124 μVrms (measured 200 Hz - 100 kHz). The circuit was realized in 180 nm CMOS technology. The AFE and LED driver consume a maximum of 16 μJ per calculation. We have demonstrated the entire system's functionality by measuring oxygen concentrations from 0 to 240 mmHg in a controlled gas vessel. The results indicate satisfactory linearity on a Stern-Volmer plot covering the human-relevant range of 50 to 150 mmHg. 
    more » « less
  4. ; ; ; ; ; ; ; (, 2020 IEEE Symposium on VLSI Circuits (VLSI-Circuits))
    We present a neural interface system-on-chip (NISoC) with 1,024 channels of simultaneous electrical recording and stimulation for high-resolution high-throughput electrophysiology. The 2mm  2mm NISoC in 65nm CMOS integrates a 32  32 array of electrodes vertically coupled to analog front-ends supporting both voltage and current clamping through a programmable interface, ranging over 100dB in voltage and 120dB in current, with 0.82mW power per channel at 5.96mVrms input-referred voltage noise from DC to 12.5kHz signal bandwidth. This includes onchip acquisition with a back-end array of 32 dynamic incremental SAR ADCs for 25Msps 11-ENOB acquisition at 2fJ/level FOM. 
    more » « less
  5. ; ; ; ; ; ; ; (, GomacTech 2024)
    We demonstrate a path to scalable, wavelength- multiplexed RF/mm-wave-photonic front-end systems-on-chip for radar and extreme massive MIMO arrays, in 300mm-foundry 45nm RF SOI CMOS. We demonstrate mm-wave-to-optical sensing elements comprising low-noise amplifiers (LNAs) mono- lithically integrated with triply-resonant photonic microring- resonator based modulators. The “photonic molecule” modulator concept breaks the conventional ring modulator conversion efficiency-bandwidth tradeoff and provides optimal performance RF-photonic applications, while supporting high bandwidth den- sities. We show a first experiment with projected noise figure of 24dB at 57GHz (30mW/element, -45dBm RF-input, 6dBm laser LO). The elements are tileable at small pitches, enabling photonic disaggregation of large-scale phased arrays. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email