skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Capping Layers to Improve the Electrical Stress Stability of MoS 2 Transistors
Two-dimensional (2D) materials offer exciting possibilities for numerous applications, including next-generation sensors and field-effect transistors (FETs). With their atomically thin form factor, it is evident that molecular activity at the interfaces of 2D materials can shape their electronic properties. Although much attention has focused on engineering the contact and dielectric interfaces in 2D material-based transistors to boost their drive current, less is understood about how to tune these interfaces to improve the long-term stability of devices. In this work, we evaluated molybdenum disulfide (MoS2) transistors under continuous electrical stress for periods lasting up to several days. During stress in ambient air, we observed temporary threshold voltage shifts that increased at higher gate voltages or longer stress durations, correlating to changes in interface trap states (ΔNit) of up to 1012 cm–2. By modifying the device to include either SU-8 or Al2O3 as an additional dielectric capping layer on top of the MoS2 channel, we were able to effectively reduce or even eliminate this unstable behavior. However, we found this encapsulating material must be selected carefully, as certain choices actually amplified instability or compromised device yield, as was the case for Al2O3, which reduced yield by 20% versus all other capping layers. Further refining these strategies to preserve stability in 2D devices will be crucial for their continued integration into future technologies.  more » « less
Award ID(s):
1915814
PAR ID:
10179079
Author(s) / Creator(s):
; ; ; ;
Date Published:
Journal Name:
ACS Applied Materials & Interfaces
ISSN:
1944-8244
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; ; ; ; ; ; et al (, Nature Communications)
    Abstract Two-dimensional (2D) materials have garnered significant attention in recent years due to their atomically thin structure and unique electronic and optoelectronic properties. To harness their full potential for applications in next-generation electronics and photonics, precise control over the dielectric environment surrounding the 2D material is critical. The lack of nucleation sites on 2D surfaces to form thin, uniform dielectric layers often leads to interfacial defects that degrade the device performance, posing a major roadblock in the realization of 2D-based devices. Here, we demonstrate a wafer-scale, low-temperature process (<250 °C) using atomic layer deposition (ALD) for the synthesis of uniform, conformal amorphous boron nitride (aBN) thin films. ALD deposition temperatures between 125 and 250 °C result in stoichiometric films with high oxidative stability, yielding a dielectric strength of 8.2 MV/cm. Utilizing a seed-free ALD approach, we form uniform aBN dielectric layers on 2D surfaces and fabricate multiple quantum well structures of aBN/MoS2and aBN-encapsulated double-gated monolayer (ML) MoS2field-effect transistors to evaluate the impact of aBN dielectric environment on MoS2optoelectronic and electronic properties. Our work in scalable aBN dielectric integration paves a way towards realizing the theoretical performance of 2D materials for next-generation electronics. 
    more » « less
  2. ; ; (, Journal of Applied Physics)
    Two-dimensional (2D) molybdenum disulfide (MoS2) holds immense promise for next-generation electronic applications. However, the role of contact deposition at the metal/semiconductor interface remains a critical factor influencing device performance. This study investigates the impact of different metal deposition techniques, specifically electron-beam evaporation and sputtering, for depositing Cu, Pd, Bi, Sn, Pt, and In. Utilizing Raman spectroscopy with backside illumination, we observe changes at the buried metal/1L MoS2 interface after metal deposition. Sputter deposition causes more damage to monolayer MoS2 than electron-beam evaporation, as indicated by partial or complete disappearance of first-order E′(Γ)α and A′1(Γ)α Raman modes post-deposition. We correlated the degree of damage from sputtered atoms to the cohesive energies of the sputtered material. Through fabrication and testing of field-effect transistors, we demonstrate that electron-beam evaporated Sn/Au contacts exhibit superior performance including reduced contact resistance (~12×), enhanced mobility (~4.3×), and lower subthreshold slope (~0.6×) compared to their sputtered counterparts. Our findings underscore the importance of contact fabrication methods for optimizing the performance of 2D MoS2 devices and the value of Raman spectroscopy with backside illumination for gaining insight into contact performance. 
    more » « less
  3. ; ; ; ; ; ; ; ; (, Nano Letters)
    Memristors are promising candidates for constructing neural networks. However, their dissimilar working mechanism to that of the addressing transistors can result in a scaling mismatch, which may hinder efficient integration. Here, we demonstrate two-terminal MoS2 memristors that work with a charge-based mechanism similar to that in transistors, which enables the homogeneous integration with MoS2 transistors to realize one-transistor-one-memristor addressable cells for assembling programmable network. The homogenously integrated cells are implemented in a 2×2 network array to demonstrate the enabled addressability and programmability. The potential for assembling scalable network is evaluated in a simulated neural network using obtained realistic device parameters, which achieves over 91% pattern recognition accuracy. This study also reveals a generic mechanism and strategy that can be applied to other semiconducting devices for the engineering and homogeneous integration of memristive systems. 
    more » « less
  4. ; ; ; ; ; ; ; (, Small Methods)
    Abstract Wide‐bandgap semiconductors (WBGS) with energy bandgaps larger than 3.4 eV for GaN and 3.2 eV for SiC have gained attention for their superior electrical and thermal properties, which enable high‐power, high‐frequency, and harsh‐environment devices beyond the capabilities of conventional semiconductors. Pushing the potential of WBGS boundaries, current research is redefining the field by broadening the material landscape and pioneering sophisticated synthesis techniques tailored for state‐of‐the‐art device architectures. Efforts include the growth of freestanding nanomembranes, the leveraging of unique interfaces such as van der Waals (vdW) heterostructure, and the integration of 2D with 3D materials. This review covers recent advances in the synthesis and applications of freestanding WBGS nanomembranes, from 2D to 3D materials. Growth techniques for WBGS, such as liquid metal and epitaxial methods with vdW interfaces, are discussed, and the role of layer lift‐off processes for producing freestanding nanomembranes is investigated. The review further delves into electronic devices, including field‐effect transistors and high‐electron‐mobility transistors, and optoelectronic devices, such as photodetectors and light‐emitting diodes, enabled by freestanding WBGS nanomembranes. Finally, this review explores new avenues for research, highlighting emerging opportunities and addressing key challenges that will shape the future of the field. 
    more » « less
  5. ; ; ; ; ; ; (, Journal of Vacuum Science & Technology A)
    For continual scaling in microelectronics, new processes for precise high volume fabrication are required. Area-selective atomic layer deposition (ASALD) can provide an avenue for self-aligned material patterning and offers an approach to correct edge placement errors commonly found in top-down patterning processes. Two-dimensional transition metal dichalcogenides also offer great potential in scaled microelectronic devices due to their high mobilities and few-atom thickness. In this work, we report ASALD of MoS2 thin films by deposition with MoF6 and H2S precursor reactants. The inherent selectivity of the MoS2 atomic layer deposition (ALD) process is demonstrated by growth on common dielectric materials in contrast to thermal oxide/ nitride substrates. The selective deposition produced few layer MoS2 films on patterned growth regions as measured by Raman spectroscopy and time-of-flight secondary ion mass spectrometry. We additionally demonstrate that the selectivity can be enhanced by implementing atomic layer etching (ALE) steps at regular intervals during MoS2 growth. This area-selective ALD process provides an approach for integrating 2D films into next-generation devices by leveraging the inherent differences in surface chemistries and providing insight into the effectiveness of a supercycle ALD and ALE process. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email