skip to main content

Explore Research Products in the NSF-PAR

  • NSF Public Access
  • Search Results
  • Multi-chip heterogeneously integrated array of active three-terminal transistor lasers and passive photonic structures for electronic-photonic integration on silicon
Title: Multi-chip heterogeneously integrated array of active three-terminal transistor lasers and passive photonic structures for electronic-photonic integration on silicon
An array of active photonic devices is fabricated in unison after a heterogeneous integration process first metal-eutectically bonds these distinct materials as a distribution onto a silicon host wafer. The patterning out of heterogeneous materials followed by the formation of all photonic devices allows for wide-area fine-alignment without the need for discrete die alignment or placement. The integration process is designed as a CMOS-compatible, scalable method for bringing together distinct III-V epitaxial structures and optical-waveguiding epitaxial structures, demonstrating the capabilities of forming a multi-chip layer of photonic materials. Integrated GaAs-based vertical light-emitting transistors (LET) are designed and fabricated as the active devices whose third electrical terminal provides an electrical interconnect and thermal dissipation path to the silicon host wafer. The performance of these devices as both electrical transistors and spontaneous-emission optical devices is compared to their monolithically-integrated counterparts to investigate improvements in device characteristics when integrated onto silicon. The fabrication methods are modified and optimized for thin-film transferred materials and are then extended to transistor laser (TL) fabrication. Passive waveguiding structures are designed and simulated for coupling light from the active devices, and their fabrication scheme is presented such that it can be similarly performed with transferred materials. Work toward the demonstration of integrated transistor lasers is shown to represent progress toward an electronic-photonic circuit network. The combination of heterogeneous integration with three-terminal photonic structures enables an elegant solution to both packaging and signal interconnect constraints for the implementation of photonic logic in silicon photonics systems.  more » « less
Award ID(s):
1640196
NSF-PAR ID:
10379669
Author(s) / Creator(s):
;
Editor(s):
Reed, Graham T.; Knights, Andrew P.
Date Published:
Journal Name:
Proceedings Volume 11285, Silicon Photonics XV
Volume:
11285
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ( , Proceedings Volume 12020, Vertical-Cavity Surface-Emitting Lasers XXVI)
    Choquette, Kent D. ; Lei, Chun ; Graham, Luke A. (Ed.)
    A wafer-scale CMOS-compatible process for heterogeneous integration of III-V epitaxial material onto silicon for photonic device fabrication is presented. Transfer of AlGaAs-GaAs Vertical-Cavity Surface-Emitting Laser (VCSEL) epitaxial material onto silicon using a carrier wafer process and metallic bonding is used to form III-V islands which are subsequently processed into VCSELs. The transfer process begins with the bonding of III-V wafer pieces epitaxy-down on a carrier wafer using a temporary bonding material. Following substrate removal, precisely-located islands of material are formed using photolithography and dry etching. These islands are bonded onto a silicon host wafer using a thin-film non-gold metal bonding process and the transfer wafer is removed. Following the bonding of the epitaxial islands onto the silicon wafer, standard processing methods are used to form VCSELs with non-gold contacts. The removal of the GaAs substrate prior to bonding provides an improved thermal pathway which leads to a reduction in wavelength shift with output power under continuous-wave (CW) excitation. Unlike prior work in which fullyfabricated VCSELs are flip-chip bonded to silicon, all photonic device processing takes place after the epitaxial transfer process. The electrical and optical performance of heterogeneously integrated 850nm GaAs VCSELs on silicon is compared to their as-grown counterparts. The demonstrated method creates the potential for the integration of III-V photonic devices with silicon CMOS, including CMOS imaging arrays. Such devices could have use in applications ranging from 3D imaging to LiDAR. 
    more » « less
  2. ; ; ; ( , 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM))
    null (Ed.)
    Enhancing the functionality of silicon through the integration of other materials such as III-V semiconductors has been recognized as a path to overcoming limitations imposed by characteristics fundamental to silicon's material physics while still capitalizing on properties that have enabled the success of the global integrated circuit industry [1]–[2][3]. High-speed electronic devices, devices with high breakdown voltages, light emitting/detecting devices, and devices for photon control can all be integrated with conventional CMOS to perform specialized electronic or photonic functions if suitable methods for forming such heterogeneously integrated regions are available that provide high yield and are compatible with fabrication processes that occur subsequent to the heterogeneous integration process. Technical challenges include lattice mismatch, thermal expansion coefficient differences, having the capability to form low-resistance electrical contacts using materials that are compatible with CMOS, more generally managing cross-contamination in tools used for front-end-of-line processing after III-V regions are established on the silicon wafers, and thermal management for the heterogeneously integrated devices or circuits. These together create formidable obstacles, but there is also the obstacle of defining a business case for creating hybrid wafer fabs given the applications that would be served by ICs with enhanced functionality. Bringing functions that are off chip onto the chip needs to be justified both technically and financially. 
    more » « less
  3. ; ( , Conference on Lasers and Electro-Optics, OSA Technical Digest)
    An array of heterogeneously integrated light-emitting transistors is fabricated after an epitaxial transfer process bonds and interconnects active III-V photonic material onto a CMOS- compatible host wafer for the purposes of establishing a photonic logic network. 
    more » « less
  4. ; ; ; ; ( , Optics Express)

    The heterogeneous integration of silicon with III-V materials provides a way to overcome silicon’s limited optical properties toward a broad range of photonic applications. Hybrid modes are a promising way to integrate such heterogeneous Si/III-V devices, but it remains unclear how to utilize these modes to achieve photonic crystal cavities. Herein, using 3D finite-difference time-domain simulations, we propose a hybrid Si-GaAs photonic crystal cavity design that operates at telecom wavelengths and can be fabricated without requiring careful alignment. The hybrid cavity consists of a patterned silicon waveguide that is coupled to a wider GaAs slab featuring InAs quantum dots. We show that by changing the width of the silicon cavity waveguide, we can engineer the hybrid modes and control the degree of coupling to the active material in the GaAs slab. This provides the ability to tune the cavity quality factor while balancing the device’s optical gain and nonlinearity. With this design, we demonstrate cavity mode confinement in the GaAs slab without directly patterning it, enabling strong interaction with the embedded quantum dots for applications such as low-power-threshold lasing and optical bistability (156 nW and 18.1µW, respectively). This heterogeneous integration of an active III-V material with silicon via a hybrid cavity design suggests a promising approach for achieving on-chip light generation and low-power nonlinear platforms.

     
    more » « less
  5. ; ; ; ; ( , Advanced Electronic Materials)
    Abstract

    A general transfer method is presented for the heterogeneous integration of different photonic and electronic materials systems and devices into a single substrate. Called BLAST, for Bond, Lift, Align, and Slide Transfer, the process works at wafer scale and offers precision alignment, high yield, varying topographies, and suitability for subsequent lithographic processing. BLAST's capabilities is demonstrated by integrating both GaAs and GaN µLEDs with silicon photovoltaics to fabricate optical wireless integrated circuits that up‐convert photons from the red to the blue. The study also shows that BLAST can be applied to a variety of other devices and substrates, including CMOS electronics, vertical cavity surface emitting lasers (VCSELs), and 2D materials. BLAST further enables the modularization of optoelectronic microsystems, where optical devices fabricated on one material substrate can be lithographically integrated with electronic devices on a different substrate in a scalable process.

     
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email