Probabilistic (p-) computing is a physics-based approach to addressing computational problems which are difficult to solve by conventional von Neumann computers. A key requirement for p-computing is the realization of fast, compact, and energy-efficient probabilistic bits. Stochastic magnetic tunnel junctions (MTJs) with low energy barriers, where the relative dwell time in each state is controlled by current, have been proposed as a candidate to implement p-bits. This approach presents challenges due to the need for precise control of a small energy barrier across large numbers of MTJs, and due to the need for an analog control signal. Here we demonstrate an alternative p-bit design based on perpendicular MTJs that uses the voltage-controlled magnetic anisotropy (VCMA) effect to create the random state of a p-bit on demand. The MTJs are stable (i.e. have large energy barriers) in the absence of voltage, and VCMA-induced dynamics are used to generate random numbers in less than 10 ns/bit. We then show a compact method of implementing p-bits by using VC-MTJs without a bias current. As a demonstration of the feasibility of the proposed p-bits and high quality of the generated random numbers, we solve up to 40 bit integer factorization problems using experimental bit-streams generated by VC-MTJs. Our proposal can impact the development of p-computers, both by supporting a fully spintronic implementation of a p-bit, and alternatively, by enabling true random number generation at low cost for ultralow-power and compact p-computers implemented in complementary metal-oxide semiconductor chips.
This content will become publicly available on December 1, 2025
- Award ID(s):
- 2106501
- NSF-PAR ID:
- 10508900
- Publisher / Repository:
- Nature
- Date Published:
- Journal Name:
- Nature Communications
- Volume:
- 15
- Issue:
- 1
- ISSN:
- 2041-1723
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
more » « less
Abstract -
Abstract Bayesian networks (BNs) find widespread application in many real-world probabilistic problems including diagnostics, forecasting, computer vision, etc. The basic computing primitive for BNs is a stochastic bit (s-bit) generator that can control the probability of obtaining ‘1’ in a binary bit-stream. While silicon-based complementary metal-oxide-semiconductor (CMOS) technology can be used for hardware implementation of BNs, the lack of inherent stochasticity makes it area and energy inefficient. On the other hand, memristors and spintronic devices offer inherent stochasticity but lack computing ability beyond simple vector matrix multiplication due to their two-terminal nature and rely on extensive CMOS peripherals for BN implementation, which limits area and energy efficiency. Here, we circumvent these challenges by introducing a hardware platform based on 2D memtransistors. First, we experimentally demonstrate a low-power and compact s-bit generator circuit that exploits cycle-to-cycle fluctuation in the post-programmed conductance state of 2D memtransistors. Next, the s-bit generators are monolithically integrated with 2D memtransistor-based logic gates to implement BNs. Our findings highlight the potential for 2D memtransistor-based integrated circuits for non-von Neumann computing applications.more » « less
-
more » « less
Abstract Execution of probabilistic computing algorithms require electrically programmable stochasticity to encode arbitrary probability functions and controlled stochastic interaction or correlation between probabilistic (p-) bits. The latter is implemented with complex electronic components leaving a large footprint on a chip and dissipating excessive amount of energy. Here, we show an elegant implementation with just two dipole-coupled magneto-tunneling junctions (MTJ), with magnetostrictive soft layers, fabricated on a piezoelectric film. The resistance states of the two MTJs (high or low) encode the p-bit values (1 or 0) in the two streams. The first MTJ is driven to a resistance state with desired probability via a current or voltage that generates spin transfer torque, while the second MTJ’s resistance state is determined by dipole coupling with the first, thus correlating the second p-bit stream with the first. The effect of dipole coupling can be varied by generating local strain in the soft layer of the second MTJ with a local voltage (~ 0.2 V) and that varies the degree of anti-correlation between the resistance states of the two MTJs and hence between the two streams (from 0 to 100%). This paradigm generates the anti-correlation with “wireless” dipole coupling that consumes no footprint on a chip and dissipates no energy, and it controls the degree of anti-correlation with electrically generated strain that consumes minimal footprint and is extremely frugal in its use of energy. It can be extended to arbitrary number of bit streams. This realizes an “all-magnetic” platform for generating correlations or anti-correlations for probabilistic computing. It also implements a simple 2-node Bayesian network.
-
Abstract Magnetic random-access memory (MRAM) based on voltage-controlled magnetic anisotropy in magnetic tunnel junctions (MTJs) is a promising candidate for high-performance computing applications, due to its lower power consumption, higher bit density, and the ability to reduce the access transistor size when compared to conventional current-controlled spin-transfer torque MRAM. The key to realizing these advantages is to have a low MTJ switching voltage. Here, we report a perpendicular MTJ structure with a high voltage-controlled magnetic anisotropy coefficient ~130 fJ/Vm and high tunnel magnetoresistance exceeding 150%. Owing to the high voltage-controlled magnetic anisotropy coefficient, we demonstrate sub-nanosecond precessional switching of nanoscale MTJs with diameters of 50 and 70 nm, using a voltage lower than 1 V. We also show scaling of this switching mechanism down to 30 nm MTJs, with voltages close to 2 V. The results pave the path for the future development and application of voltage-controlled MRAMs and spintronic devices in emerging computing systems.more » « less
-
Internet of Things (IoT) devices have strict energy constraints as they often operate on a battery supply. The cryptographic operations within IoT devices consume substantial energy and are vulnerable to a class of hardware attacks known as side-channel attacks. To reduce the energy consumption and defend against side-channel attacks, we propose combining adiabatic logic and Magnetic Tunnel Junctions to form our novel Energy Efficient-Adiabatic CMOS/MTJ Logic (EE-ACML). EE-ACML is shown to be both low energy and secure when compared to existing CMOS/MTJ architectures. EE-ACML reduces dynamic energy consumption with adiabatic logic, while MTJs reduce the leakage power of a circuit. To show practical functionality and energy savings, we designed one round of PRESENT-80 with the proposed EE-ACML integrated with an adiabatic clock generator. The proposed EE-ACML-based PRESENT-80 showed energy savings of 67.24% at 25 MHz and 86.5% at 100 MHz when compared with a previously proposed CMOS/MTJ circuit. Furthermore, we performed a CPA attack on our proposed design, and the key was kept secret.more » « less
