This paper proposes a simple and fast technique for power device open circuit (OC) fault detection in stacked multicell converters (SMCs). A mitigation technique allowing for fault-tolerant operation using a simple front-end routing circuit is also proposed for SMCs. The fault detection concept only needs to sense the voltage and direction of current at the output terminal of the SMC to detect and localize an OC switch fault to a particular rail of the SMC. The proposed technique compares the measured and expected voltage levels considering the commanded switch states and the direction of the terminal current flow. Once an OC fault is detected and localized, the front-end routing circuit will be activated to reconfigure the SMC converter to a simple flying capacitor multilevel converter (FCMC) to maintain the output power flow with a reduced number of voltage levels. A window detector circuit is proposed to track the output voltage level and current direction with high bandwidth. Simulations were performed to validate the fault detection method and router performance. The functionality of windows detector is investigated with a hardware prototype 7 level 300 V SMC.
A Method for Open-Circuit Faults Detecting, Identifying, and Isolating in Cascaded H-Bridge Multilevel Inverters
The increasing importance of power electronic converters in supplying electrical energy to utility grids places a higher priority to detect and protect against fault conditions. Fault detection and isolation are particularly important for inverters that provide black-start recovery for microgrids since these converters provide the energy source for restoration after a power outage. This paper presents a new fault detection and location method for Cascaded H-Bridge (CHB) multilevel inverters. The new fault detection method is based on monitoring the output voltage of each cell and output current directions along with each switch’s state. By monitoring each cell’s output voltage and current direction, the faulty cell can be detected and isolated. After the faulty cell is detected, the faulty switch can be located by comparing the current direction with the switching states. This technique is implemented with Level-Shifted Pulse Width Modulation (LS-PWM) in order to maintain acceptable total harmonic distortion (THD) levels at the converter. The proposed method can be implemented for a CHB with any number of cells, can operate with nonlinear loads, and offers very fast detection times. Simulation and experimental results verify the performance of this method.
- Award ID(s):
- 1747757
- Publication Date:
- NSF-PAR ID:
- 10084322
- Journal Name:
- 2018 9th IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG)
- Page Range or eLocation-ID:
- 1 to 5
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Photovoltaic (PV) array analytics and control have become necessary for remote solar farms and for intelligent fault detection and power optimization. The management of a PV array requires auxiliary electronics that are attached to each solar panel. A collaborative industry-university-government project was established to create a smart monitoring device (SMD) and establish associated algorithms and software for fault detection and solar array management. First generation smart monitoring devices (SMDs) were built in Japan. At the same time, Arizona State University initiated research in algorithms and software to monitor and control individual solar panels. Second generation SMDs were developed later and included sensors for monitoring voltage, current, temperature, and irradiance at each individual panel. The latest SMDs include a radio and relays which allow modifying solar array connection topologies. With each panel equipped with such a sophisticated SMD, solar panels in a PV array behave essentially as nodes in an Internet of Things (IoT) type of topology. This solar energy IoT system is currently programmable and can: a) provide mobile analytics, b) enable solar farm control, c) detect and remedy faults, d) optimize power under different shading conditions, and e) reduce inverter transients. A series of federal and industry grants sponsoredmore »
-
Obeid, Iyad Selesnick (Ed.)Electroencephalography (EEG) is a popular clinical monitoring tool used for diagnosing brain-related disorders such as epilepsy [1]. As monitoring EEGs in a critical-care setting is an expensive and tedious task, there is a great interest in developing real-time EEG monitoring tools to improve patient care quality and efficiency [2]. However, clinicians require automatic seizure detection tools that provide decisions with at least 75% sensitivity and less than 1 false alarm (FA) per 24 hours [3]. Some commercial tools recently claim to reach such performance levels, including the Olympic Brainz Monitor [4] and Persyst 14 [5]. In this abstract, we describe our efforts to transform a high-performance offline seizure detection system [3] into a low latency real-time or online seizure detection system. An overview of the system is shown in Figure 1. The main difference between an online versus offline system is that an online system should always be causal and has minimum latency which is often defined by domain experts. The offline system, shown in Figure 2, uses two phases of deep learning models with postprocessing [3]. The channel-based long short term memory (LSTM) model (Phase 1 or P1) processes linear frequency cepstral coefficients (LFCC) [6] features from each EEGmore »
-
The fast-growing installation of solar PVs has a significant impact on the operation of distribution systems. Grid-tied solar inverters provide reactive power capability to support the voltage profile in a distribution system. In comparison with traditional inverters, smart inverters have the capability of real time remote control through digital communication interfaces. However, cyberattack has become a major threat with the deployment of Information and Communications Technology (ICT) in a smart grid. The past cyberattack incidents have demonstrated how attackers can sabotage a power grid through digital communication systems. In the worst case, numerous electricity consumers can experience a major and extended power outage. Unfortunately, tracking techniques are not efficient for today’s advanced communication networks. Therefore, a reliable cyber protection system is a necessary defense tool for the power grid. In this paper, a signature-based Intrusion Detection System (IDS) is developed to detect cyber intrusions of a distribution system with a high level penetration of solar energy. To identify cyberattack events, an attack table is constructed based on the Temporal Failure Propagation Graph (TFPG) technique. It includes the information of potential cyberattack patterns in terms of attack types and time sequence of anomaly events. Once the detected anomaly events are matchedmore »
-
Spiking Neural Networks (SNN) are fast emerging as an alternative option to Deep Neural Networks (DNN). They are computationally more powerful and provide higher energy-efficiency than DNNs. While exciting at first glance, SNNs contain security-sensitive assets (e.g., neuron threshold voltage) and vulnerabilities (e.g., sensitivity of classification accuracy to neuron threshold voltage change) that can be exploited by the adversaries. We explore global fault injection attacks using external power supply and laser-induced local power glitches on SNN designed using common analog neurons to corrupt critical training parameters such as spike amplitude and neuron’s membrane threshold potential. We also analyze the impact of power-based attacks on the SNN for digit classification task and observe a worst-case classification accuracy degradation of −85.65%. We explore the impact of various design parameters of SNN (e.g., learning rate, spike trace decay constant, and number of neurons) and identify design choices for robust implementation of SNN. We recover classification accuracy degradation by 30–47% for a subset of power-based attacks by modifying SNN training parameters such as learning rate, trace decay constant, and neurons per layer. We also propose hardware-level defenses, e.g., a robust current driver design that is immune to power-oriented attacks, improved circuit sizing of neuronmore »