skip to main content

Title: Towards Horizontal Heterojunctions for Tunnel Field Effect Transistors with Template Assisted Selective Epitaxy via MOCVD
Tunneling field effect transistors (TFETs) have gained much interest in the previous decade for use in low power CMOS electronics due to their sub-thermal switching [1]. To date, all TFETs are fabricated as vertical nanowires or fins with long, difficult processes resulting in long learning cycle and incompatibility with modern CMOS processing. Because most TFETs are heterojunction TFETs (HJ-TFETs), the geometry of the device is inherently vertically because dictated by the orientation of the tunneling HJ, achieved by typical epitaxy. Template assisted selective epitaxy was demonstrated for vertical nanowires [2] and horizontally arranged nanorods [3] for III-V on Si integration. In this work, we report results on the area selective and template assisted epitaxial growth of InP, utilizing SiO2 based confined structures on InP substrates, which enables horizontal HJs, that can find application in the next generation of TFET devices. The geometries of the confined structures used are so that only a small area of the InP substrate, dubbed seed, is visible to the growth atmosphere. Growth is initiated selectively only at the seed and then proceeds in the hollow channel towards the source hole. As a result, growth resembles epitaxial lateral overgrowth from a single nucleation point [4], reaping the more » benefits of defect confinement and, contrary to spontaneous nanowire growth, allows orientation in an arbitrary, template defined direction. Indium phosphide 2-inch (110) wafers are used as the starting substrate. The process flow (Fig.1) consists of two plasma enhanced chemical vapor deposition (PECVD) steps of SiO2, appropriately patterned with electron beam lithography (EBL), around a PECVD amorphous silicon sacrificial layer. The sacrificial layer is ultimately wet etched with XeF2 to form the final, channel like template. Not shown in the schematic in Fig.1 is an additional, ALD deposited, 3 nm thick, alumina layer which prevents plasma damage to the starting substrate and is removed via a final tetramethylammonium hydroxide (TMAH) based wet etch. As-processed wafers were then diced and loaded in a Thomas Swan Horizontal reactor. Successful growth conditions found were 600°C with 4E6 mol/min of group III precursor, a V/III ratio of 400 and 8 lpm of hydrogen as carrier gas. Trimethylindium (TMIn) and tertiarybutylphosphine (TBP) were used as In and P precursors respectively. Top view SEM (Fig.2) confirms growth in the template thanks to sufficient Z-contrast despite the top oxide layer, not removed before imaging. TEM imaging shows a cross section of the confined structure taken at the seed hole (Fig.3). The initial growth interface suggests growth was initiated at the seed hole and atomic order of the InP conforms to the SiO2 template both at the seed and at the growth front. A sharp vertical facet is an encouraging result for the future development of vertical HJ based III-V semiconductor devices. « less
Authors:
; ; ; ; ; ; ;
Award ID(s):
1640030
Publication Date:
NSF-PAR ID:
10114094
Journal Name:
International conference on MOVPE
Volume:
NA
Issue:
NA
Page Range or eLocation-ID:
NA
Sponsoring Org:
National Science Foundation
More Like this
  1. A unique confined lateral selective epitaxial growth (CLSEG) [1] technique for next generation semiconductor devices was demonstrated in [2, 3] and termed template assisted selective epitaxy (TASE). This technique is based on the formation of hollow confined structures that drive subsequent growth initiation only from a small area of the substrate exposed to the growth environment, dubbed a seed, and continued growth is forced within the template. This allows to arbitrarily determine the shape and orientation of the grown material and to form novel nano-electronic device structures. Here, results are reported on the fabrication of channel-like nanometer sized horizontal structures, and, the subsequent homoepitaxy of indium phosphide (InP) to demonstrate the potential for TASE to create vertical heterojunctions that could enable the next generation of tunnel field-effect transistors (TFETs) [4]. Templates were fabricated with a combination of e-beam lithography, PECVD deposition, resist patterning, and selective wet etches, on (100) n-type InP wafers. Homoepitaxy was done via MOVPE achieving growth selectivity with a growth temperature of 640°C, group III precursor molar rate of 4E-6 mol/min, a V/III ratio of 400. Trimethylindium (TMIn) and tertiarybutylphosphine (TBP) are used as indium and phosphorus precursors respectively. Characterization via scanning electron microscopy (SEM) and transmissionmore »electron microscopy (TEM) was employed to determine the success of growth in the template, initiation at the “seed”, area selectivity, faceting at the growth front, and conformality to the template. Each die consisted in a parametric array of structures of varying characteristic sizes that allows, via growth-interrupt trials, to analyze confined growth behavior and how this deviates from bulk epitaxy. Initial data suggests growth rate suppression with increased channel length. MOVPE in these conditions is known to be mass transport limited [5], so this could be explained with the need for the precursors to diffusively cover longer distances.« less
  2. Choquette, Kent D. ; Lei, Chun ; Graham, Luke A. (Ed.)
    A wafer-scale CMOS-compatible process for heterogeneous integration of III-V epitaxial material onto silicon for photonic device fabrication is presented. Transfer of AlGaAs-GaAs Vertical-Cavity Surface-Emitting Laser (VCSEL) epitaxial material onto silicon using a carrier wafer process and metallic bonding is used to form III-V islands which are subsequently processed into VCSELs. The transfer process begins with the bonding of III-V wafer pieces epitaxy-down on a carrier wafer using a temporary bonding material. Following substrate removal, precisely-located islands of material are formed using photolithography and dry etching. These islands are bonded onto a silicon host wafer using a thin-film non-gold metal bonding process and the transfer wafer is removed. Following the bonding of the epitaxial islands onto the silicon wafer, standard processing methods are used to form VCSELs with non-gold contacts. The removal of the GaAs substrate prior to bonding provides an improved thermal pathway which leads to a reduction in wavelength shift with output power under continuous-wave (CW) excitation. Unlike prior work in which fullyfabricated VCSELs are flip-chip bonded to silicon, all photonic device processing takes place after the epitaxial transfer process. The electrical and optical performance of heterogeneously integrated 850nm GaAs VCSELs on silicon is compared to their as-grown counterparts.more »The demonstrated method creates the potential for the integration of III-V photonic devices with silicon CMOS, including CMOS imaging arrays. Such devices could have use in applications ranging from 3D imaging to LiDAR.« less
  3. Flexible electronics and mechanically bendable devices based on Group III-N semiconductor materials are emerging; however, there are several challenges in manufacturing, such as cost reduction, device stability and flexibility, and device-performance improvement. To overcome these limitations, it is necessary to replace the brittle and expensive semiconductor wafers with single-crystalline flexible templates for a new-bandgap semiconductor platform. The substrates in the new concept of semiconductor materials have a hybrid structure consisting of a single-crystalline III-N thin film on a flexible metal tape substrate which provides a convenient and scalable roll-to-roll deposition process. We present a detailed study of a unique and simple direct epitaxial growth technique for crystallinity transformation to deliver single-crystalline GaN thin film with highly oriented grains along both a -axis and c -axis directions on a flexible and polycrystalline copper tape. A 2-dimensional (2D) graphene having the same atomic configuration as the (0001) basal plane of wurtzite structure is employed as a seed layer which plays a key role in following the III-N epitaxy growth. The DC reactive magnetron sputtering method is then applied to deposit an AlN layer under optimized conditions to achieve preferred-orientation growth. Finally, single-crystalline GaN layers (∼1 μm) are epitaxially grown using metal organicmore »chemical vapor deposition (MOCVD) on the biaxially-textured buffer layer. The flexible single-crystalline GaN film obtained using this method provides a new way for a wide-bandgap semiconductor platform pursuing flexible, high-performance, and versatile device technology.« less
  4. Self-assembly of vertically aligned III–V semiconductor nanowires (NWs) on two-dimensional (2D) van der Waals (vdW) nanomaterials allows for integration of novel mixed-dimensional nanosystems with unique properties for optoelectronic and nanoelectronic device applications. Here, selective-area vdW epitaxy (SA-vdWE) of InAs NWs on isolated 2D molybdenum disulfide (MoS 2 ) domains is reported for the first time. The MOCVD growth parameter space ( i.e. , V/III ratio, growth temperature, and total molar flow rates of metalorganic and hydride precursors) is explored to achieve pattern-free positioning of single NWs on isolated multi-layer MoS 2 micro-plates with one-to-one NW-to-MoS 2 domain placement. The introduction of a pre-growth poly- l -lysine surface treatment is highlighted as a necessary step for mitigation of InAs nucleation along the edges of triangular MoS 2 domains and for NW growth along the interior region of 2D micro-plates. Analysis of NW crystal structures formed under the optimal SA-vdWE condition revealed a disordered combination of wurtzite and zinc-blend phases. A transformation of the NW sidewall faceting structure is observed, resulting from simultaneous radial overgrowth during axial NW synthesis. A common lattice arrangement between axially-grown InAs NW core segments and MoS 2 domains is described as the epitaxial basis for vertical NWmore »growth. A model is proposed for a common InAs/MoS 2 sub-lattice structure, consisting of three multiples of the cubic InAs unit cell along the [21̄1̄] direction, commensurately aligned with a 14-fold multiple of the Mo–Mo (or S–S) spacing along the [101̄0] direction of MoS 2 hexagonal lattice. The SA-vdWE growth mode described here enables controlled hybrid integration of mixed-dimensional III–V-on-2D heterostructures as novel nanosystems for applications in optoelectronics, nanoelectronics, and quantum enabling technologies.« less
  5. We report on the site-selective growth of >90% vertical GaAs nanowires (NWs) on Si (111) using self-assisted molecular beam epitaxy. The influences of growth parameters (pre-growth Ga opening time, V/III flux ratio) and processing conditions (reactive ion etching (RIE) and HF etching time) are investigated for different pitch lengths (200-1000 nm) to achieve vertical NWs. The processing variables determine the removal of the native oxide layer and the contact angle of Ga-droplet inside the patterned hole that are critical to the vertical orientation of the NWs. Pre-growth Ga-opening time is found to be a crucial factor determining the size of the droplet in the patterned hole, while the V/III beam equivalent pressure (BEP) ratio influenced the occupancy of the holes due to the axial growth of NWs being group-V limited.