skip to main content

Title: Fabrication of Localized Silicon-on-Insulator Based Rhombus-Shaped Channels in Silicon
Fabricating localized silicon-on-insulator (LSOI) on bulk silicon eliminates the need for using expensive SOI wafers for silicon waveguides and MEMS applications. One of the most important building blocks in silicon photonics is optical waveguide, which usually consists of silicon surrounded by silicon dioxide with refractive indices of 3.5 and 1.5, respectively. It was observed that the SOI wafer puts restrictions on the integration of electronics and photonics because the buried oxide is too thin for field confinement. Hence, fabrication of LSOI in standard silicon wafers is considered to have precise control of the oxide thickness which will lead to effective integration of electronic and photonic devices. We used rhombus-shaped channel method in the fabrication of LSOI structure that can be produced on any part of a bulk silicon wafer.
; ; ; ; ; ;
Award ID(s):
Publication Date:
Journal Name:
ECS Meeting Abstracts
Volume MA2019-01
Sponsoring Org:
National Science Foundation
More Like this
  1. Enhancing the functionality of silicon through the integration of other materials such as III-V semiconductors has been recognized as a path to overcoming limitations imposed by characteristics fundamental to silicon's material physics while still capitalizing on properties that have enabled the success of the global integrated circuit industry [1]–[2][3]. High-speed electronic devices, devices with high breakdown voltages, light emitting/detecting devices, and devices for photon control can all be integrated with conventional CMOS to perform specialized electronic or photonic functions if suitable methods for forming such heterogeneously integrated regions are available that provide high yield and are compatible with fabrication processesmore »that occur subsequent to the heterogeneous integration process. Technical challenges include lattice mismatch, thermal expansion coefficient differences, having the capability to form low-resistance electrical contacts using materials that are compatible with CMOS, more generally managing cross-contamination in tools used for front-end-of-line processing after III-V regions are established on the silicon wafers, and thermal management for the heterogeneously integrated devices or circuits. These together create formidable obstacles, but there is also the obstacle of defining a business case for creating hybrid wafer fabs given the applications that would be served by ICs with enhanced functionality. Bringing functions that are off chip onto the chip needs to be justified both technically and financially.« less
  2. Multiple silicon solar cell technologies have surpassed or are close to surpassing 26% efficiency. Dielectric and amorphous silicon-based passivation layers combined with minimal metal/silicon contact areas were responsible for reducing the surface saturation current density below 3 fA cm −2 . At open-circuit, in passivated contact solar cells, the recombination is mainly from fundamental mechanisms (Auger and radiative) representing over 3/4 of the total recombination. At the maximum power point, the fundamental recombination fraction can drop to half, as surface and bulk Shockley–Read–Hall step in. As a result, to further increase the performance at the operating point, it is paramountmore »to reduce the bulk dependence and secure proper surface passivation. Bulk recombination can be mitigated either by reducing bulk defect density or by reducing the wafer thickness. We demonstrate that for commercially-viable solar-grade silicon, thinner wafers and surface saturation current densities below 1 fA cm −2 , are required to significantly increase the practical efficiency limit of solar cells up to 0.6% absolute. For a high-quality n-type bulk silicon minority-carrier lifetime of 10 ms, the optimum wafer thickness range is 40–60 μm, a very different value from 110 μm previously calculated assuming undoped substrates and solely Auger and radiative recombination. In this thickness range surface saturation current densities near 0.1 fA cm −2 are required to narrow the gap towards the fundamental efficiency limit. We experimentally demonstrate surface saturation currents below 0.5 fA cm −2 on pi/CZ/in structures across different wafer thicknesses (35–170 μm), with potential to reach open-circuit voltages close to 770 mV and bandgap-voltage offsets near 350 mV. Finally, we use the bandgap-voltage offset as a metric to compare the quality of champion experimental solar cells in the literature, for the most commercially-relevant photovoltaic cell absorbers and architectures.« less
  3. Unconventional shale or tight oil/gas reservoirs that have micro-/nano-sized dual-scale matrix pore throats with micro-fractures may result in different fluid flow mechanisms compared with conventional oil/gas reservoirs. Microfluidic models, as a potential powerful tool, have been used for decades for investigating fluid flow at the pore-scale in the energy field. However, almost all microfluidic models were fabricated by using etching methods and very few had dual-scale micro-/nanofluidic channels. Herein, we developed a lab-based, quick-processing and cost-effective fabrication method using a lift-off process combined with the anodic bonding method, which avoids the use of any etching methods. A dual-porosity matrix/micro-fracture pattern,more »which can mimic the topology of shale with random irregular grain shapes, was designed with the Voronoi algorithm. The pore channel width range is 3 μm to 10 μm for matrices and 100–200 μm for micro-fractures. Silicon is used as the material evaporated and deposited onto a glass wafer and then bonded with another glass wafer. The channel depth is the same (250 nm) as the deposited silicon thickness. By using an advanced confocal laser scanning microscopy (CLSM) system, we directly visualized the pore level flow within micro/nano dual-scale channels with fluorescent-dyed water and oil phases. We found a serious fingering phenomenon when water displaced oil in the conduits even if water has higher viscosity and the residual oil was distributed as different forms in the matrices, micro-fractures and conduits. We demonstrated that different matrix/micro-fracture/macro-fracture geometries would cause different flow patterns that affect the oil recovery consequently. Taking advantage of such a micro/nano dual-scale ‘shale-like’ microfluidic model fabricated by a much simpler and lower-cost method, studies on complex fluid flow behavior within shale or other tight heterogeneous porous media would be significantly beneficial.« less
  4. Abstract

    We introduce a hyperuniform-disordered platform for the realization of near-infrared photonic devices on a silicon-on-insulator platform, demonstrating the functionality of these structures in a flexible silicon photonics integrated circuit platform unconstrained by crystalline symmetries. The designs proposed advantageously leverage the large, complete, and isotropic photonic band gaps provided by hyperuniform disordered structures. An integrated design for a compact, sub-volt, sub-fJ/bit, hyperuniform-clad, electrically controlled resonant optical modulator suitable for fabrication in the silicon photonics ecosystem is presented along with simulation results. We also report results for passive device elements, including waveguides and resonators, which are seamlessly integrated with conventional silicon-on-insulatormore »strip waveguides and vertical couplers. We show that the hyperuniform-disordered platform enables improved compactness, enhanced energy efficiency, and better temperature stability compared to the silicon photonics devices based on rib and strip waveguides.

    « less
  5. Chemicals are best recognized by their unique wavelength specific optical absorption signatures in the molecular fingerprint region from λ=3-15μm. In recent years, photonic devices on chips are increasingly being used for chemical and biological sensing. Silicon has been the material of choice of the photonics industry over the last decade due to its easy integration with silicon electronics as well as its optical transparency in the near-infrared telecom wavelengths. Silicon is optically transparent from 1.1 μm to 8 μm with research from several groups in the mid-IR. However, intrinsic material losses in silicon exceed 2dB/cm after λ~7μm (~0.25dB/cm at λ=6μm).more »In addition to the waveguiding core, an appropriate transparent cladding is also required. Available core-cladding choices such as Ge-GaAs, GaAs-AlGaAs, InGaAs-InP would need suspended membrane photonic crystal waveguide geometries. However, since the most efficient QCLs demonstrated are in the InP platform, the choice of InGaAs-InP eliminates need for wafer bonding versus other choices. The InGaAs-InP material platform can also potentially cover the entire molecular fingerprint region from λ=3-15μm. At long wavelengths, in monolithic architectures integrating lasers, detectors and passive sensor photonic components without wafer bonding, compact passive photonic integrated circuit (PIC) components are desirable to reduce expensive epi material loss in passive PIC etched areas. In this paper, we consider miniaturization of waveguide bends and polarization rotators. We experimentally demonstrate suspended membrane subwavelength waveguide bends with compact sub-50μm bend radius and compact sub-300μm long polarization rotators in the InGaAs/InP material system. Measurements are centered at λ=6.15μm for sensing ammonia« less