An official website of the United States government
Abstract A negative‐capacitance high electron mobility transistor (NC‐HEMT) with low hysteresis in the subthreshold region is demonstrated in the wide bandgap AlGaN/GaN material system using sputtered BaTiO3as a “weak” ferroelectric gate in conjunction with a conventional SiNxdielectric. An enhancement in the capacitance for BaTiO3/SiNxgate stacks is observed in comparison to control structures with SiNxgate dielectrics directly indicating the negative capacitance contribution of the ferroelectric BaTiO3layer. A significant reduction in the minimum subthreshold slope for the NC‐HEMTs is obtained in contrast to standard metal‐insulator‐semiconductor HEMTs with SiNxgate dielectrics—97.1 mV dec−1versus 145.6 mV dec−1—with almost no hysteresis in theID–VGtransfer curves. These results are promising for the integration of ferroelectric perovskite oxides with III‐Nitride devices toward NC‐field‐effect transistor switches with reduced power consumption.
more »
« less
Investigation of the Determining Factors for the “Mobility Boost” in High‐ k ‐Gated Transparent Oxide Semiconductor Thin‐Film Transistors
Abstract In metal‐oxide thin‐film transistors (TFTs), high‐kgate dielectrics often yield a higher electron mobility than SiO2. However, investigations regarding the mechanism of this high‐k“mobility boost” are relatively scarce. To explore this phenomenon, solution‐processed In2O3TFTs are fabricated using eight different gate dielectrics (SiO2, Al2O3, ZrO2, HfO2, and bilayer SiO2/high‐kstructures). With these structures, the total gate capacitance can be varied independently from the semiconductor–dielectric interface to study this mobility enhancement. It is shown that the mobility enhancement is a combination of the effects of areal gate capacitance and interface quality for disordered oxide semiconductor devices. The ZrO2‐gated TFTs achieve the highest mobility by inducing more accumulation charge with higher gate capacitance. Surprisingly, however, when the gate capacitance is held constant, no mobility enhancement is observed with the high‐kgate dielectrics compared to SiO2.
more »
« less
- PAR ID:
- 10360019
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Electronic Materials
- Volume:
- 7
- Issue:
- 5
- ISSN:
- 2199-160X
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract We report threshold voltage (VTH) control in ultrawide bandgap Al0.4Ga0.6N-channel metal oxide semiconductor heterostructure field-effect transistors using a high-temperature (300 °C) anneal of the high-kZrO2gate-insulator. Annealing switched the polarity of the fixed charges at the ZrO2/AlGaN interface from +5.5 × 1013cm−2to −4.2 × 1013cm−2, pinningVTHat ∼ (−12 V), reducing gate leakage by ∼103, and improving subthreshold swing 2× (116 mV decade−1). It also enabled the gate to repeatedly withstand voltages from −40 to +18 V, allowing the channel to be overdriven doubling the peak currents to ∼0.5 A mm−1.more » « less
-
Abstract In this work, TiO2thin films deposited by the atomic layer deposition (ALD) method were treated with a special N2O plasma surface treatment and used as the gate dielectric for AlGaN/GaN metal insulator semiconductor high electron mobility transistors (MISHEMTs). The N2O plasma surface treatment effectively reduces defects in the oxide during low-temperature ALD growth. In addition, it allows oxygen atoms to diffuse into the device cap layer to increase the barrier height and thus reduce the gate leakage current. These TiO2films exhibit a dielectric constant of 54.8 and a two-terminal current of 1.96 × 10−10A mm−1in 2μm distance. When applied as the gate dielectric, the AlGaN/GaN MISHEMT with a 2μm-gate-length shows a high on/off ratio of 2.59 × 108and a low subthreshold slope (SS) of 84 mV dec−1among all GaN MISHEMTs using TiO2as the gate dielectric. This work provides a feasible way to significantly improve the TiO2film electrical property for gate dielectrics, and it suggests that the developed TiO2dielectric is a promising high-κgate oxide and a potential passivation layer for GaN-based MISHEMTs, which can be further extended to other transistors.more » « less
-
Abstract Ultrathin 2D metal oxides are a high‐performance class of transparent conducting materials capable of overcoming the traditional limitations of inorganic flexible electronics. The low temperature, thermodynamically favorable synthesis of 2D oxides at liquid metal interfaces offers the potential for printing these materials over large areas at unprecedented speeds with sub‐nanometer scale precision. However, these native oxides are sub‐stoichiometric and highly conductive, so new strategies are needed that can precisely engineer the electrostatics and enhance stability. In this work, the crystalline vs. amorphous phase of 2D oxides is engineered via alloying of ternary In1‐ySnyOxand ultralow deposition temperatures (120–160 °C) are afforded by In‐Sn eutectics. This approach is extended to rapid assembly of nanoscale (3–5 nm per layer) vertical 2D homojunctions with electrostatically favorable grading from high density of states front channels to lower density of states back‐channels. Detailed materials characterization reveals how this platform enhances electron mobility while improving resilience under bias‐stress in metal oxide transistors. Devices based on amorphous 2D oxide homojunctions with high‐k sol‐gel ZrOxdielectrics achieve excellent electron mobility (30 cm2/V·s), steep switching (SS of 100 mV dec−1), Ion/offof 107and 10X reduced bias‐stress shifts, presenting an ideal strategy for high‐performance flexible oxide electronics.more » « less
-
Abstract 2D layered semiconductors have attracted considerable attention for beyond‐Si complementary metal‐oxide‐semiconductor (CMOS) technologies. They can be prepared into ultrathin channel materials toward ultrascaled device architectures, including double‐gate field‐effect‐transistors (DGFETs). This work presents an experimental analysis of DGFETs constructed from chemical vapor deposition (CVD)‐grown monolayer (1L) molybdenum disulfide (MoS2) with atomic layer deposition (ALD) of hafnium oxide (HfO2) high‐k gate dielectrics (top and bottom). This extends beyond previous studies of DGFETs based mostly on exfoliated (few‐nm thick) MoS2flakes, and advances toward large‐area wafer‐scale processing. Here, significant improvements in performance are obtained with DGFETs (i.e., improvements in ON/OFF ratio, ON‐state current, sub‐threshold swing, etc.) compared to single top‐gate FETs. In addition to multi‐gate device architectures (e.g., DGFETs), the scaling of the equivalent oxide thickness (EOT) is crucial toward improved electrostatics required for next‐generation transistors. However, the impact of EOT scaling on the characteristics of CVD‐grown MoS2DGFETs remains largely unexplored. Thus, this work studies the impact of EOT scaling on subthreshold swing (SS) and gate hysteresis using current–voltage (I–V) measurements with varying sweep rates. The experimental analysis and results elucidate the basic mechanisms responsible for improvements in CVD‐grown 1L‐MoS2DGFETs compared to standard top‐gate FETs.more » « less
